From: Kautuk Consul <kconsul@ventanamicro.com>
To: Rayagonda Kokatanur <rayagonda.kokatanur@broadcom.com>,
Sean Anderson <sean.anderson@seco.com>,
Rick Chen <rick@andestech.com>, Leo <ycliang@andestech.com>,
Bin Meng <bmeng.cn@gmail.com>, Simon Glass <sjg@chromium.org>,
Ilias Apalodimas <ilias.apalodimas@linaro.org>,
Alexandru Gagniuc <mr.nuke.me@gmail.com>,
Philippe Reynes <philippe.reynes@softathome.com>,
Heinrich Schuchardt <xypron.glpk@gmx.de>,
Rasmus Villemoes <rasmus.villemoes@prevas.dk>,
Eugen Hristev <eugen.hristev@microchip.com>,
Stefan Roese <sr@denx.de>, Loic Poulain <loic.poulain@linaro.org>,
Peng Fan <peng.fan@nxp.com>, Michal Simek <michal.simek@amd.com>
Cc: u-boot@lists.denx.de, Kautuk Consul <kconsul@ventanamicro.com>
Subject: [PATCH v5 0/3] Add riscv semihosting support in u-boot
Date: Fri, 23 Sep 2022 12:33:17 +0530 [thread overview]
Message-ID: <20220923070320.617623-1-kconsul@ventanamicro.com> (raw)
Semihosting is a mechanism that enables code running on
a target to communicate and use the Input/Output
facilities on a host computer that is running a debugger.
This patchset adds support for semihosting in u-boot
for RISCV64 targets.
CHANGES since v4:
- Check arch dependencies for SEMIHOSTING as well as SPL_SEMIHOSTING
config options as per Sean's comment.
- arch/riscv/lib/interrupts.c: Check for post and pre instructions
of the ebreak statement whether they are as per the RISCV
semihosting specification. Only then do a disable_semihosting
and epc += 4 and return.
Compilation and test commands for SPL and S-mode configurations
=================================================================
U-Boot S-mode on QEMU virt
----------------------------
// Compilation of S-mode u-boot
ARCH=riscv
CROSS_COMPILE=riscv64-unknown-linux-gnu-
make qemu-riscv64_smode_defconfig
make
// Run riscv 64-bit u-boot with opensbi on qemu
qemu-system-riscv64 -M virt -m 256M -display none -serial stdio -bios\
opensbi/build/platform/generic/firmware/fw_jump.bin -kernel\
u-boot/u-boot.bin
U-Boot SPL on QEMU virt
------------------------
// Compilation of u-boot-spl
ARCH=riscv
CROSS_COMPILE=riscv64-unknown-linux-gnu-
make qemu-riscv64_spl_defconfig
make OPENSBI=opensbi/build/platform/generic/firmware/fw_dynamic.bin
// Run 64-bit u-boot-spl in qemu
qemu-system-riscv64 -M virt -m 256M -display none -serial stdio -bios\
u-boot/spl/u-boot-spl.bin -device\
loader,file=u-boot/u-boot.itb,addr=0x80200000
Kautuk Consul (3):
lib: Add common semihosting library
arch/riscv: add semihosting support for RISC-V
board: qemu-riscv: enable semihosting
arch/arm/Kconfig | 46 -------
arch/arm/lib/semihosting.c | 181 +-------------------------
arch/riscv/include/asm/spl.h | 1 +
arch/riscv/lib/Makefile | 2 +
arch/riscv/lib/interrupts.c | 25 ++++
arch/riscv/lib/semihosting.c | 24 ++++
configs/qemu-riscv32_defconfig | 4 +
configs/qemu-riscv32_smode_defconfig | 4 +
configs/qemu-riscv32_spl_defconfig | 7 +
configs/qemu-riscv64_defconfig | 4 +
configs/qemu-riscv64_smode_defconfig | 4 +
configs/qemu-riscv64_spl_defconfig | 7 +
include/semihosting.h | 11 ++
lib/Kconfig | 47 +++++++
lib/Makefile | 2 +
lib/semihosting.c | 186 +++++++++++++++++++++++++++
16 files changed, 329 insertions(+), 226 deletions(-)
create mode 100644 arch/riscv/lib/semihosting.c
create mode 100644 lib/semihosting.c
--
2.34.1
next reply other threads:[~2022-09-23 7:03 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-09-23 7:03 Kautuk Consul [this message]
2022-09-23 7:03 ` [PATCH v5 1/3] lib: Add common semihosting library Kautuk Consul
2022-10-10 15:39 ` Sean Anderson
2022-09-23 7:03 ` [PATCH v5 2/3] arch/riscv: add semihosting support for RISC-V Kautuk Consul
2022-10-10 15:43 ` Sean Anderson
[not found] ` <HK0PR03MB2994013C655E85AF1F3D2CFBC1229@HK0PR03MB2994.apcprd03.prod.outlook.com>
2022-10-12 1:40 ` Rick Chen
2022-09-23 7:03 ` [PATCH v5 3/3] board: qemu-riscv: enable semihosting Kautuk Consul
2022-10-05 6:17 ` Leo Liang
2022-10-06 5:13 ` Kautuk Consul
[not found] ` <HK0PR03MB29949257906C387D549119EBC1229@HK0PR03MB2994.apcprd03.prod.outlook.com>
2022-10-12 1:33 ` Rick Chen
2022-12-03 4:14 ` Bin Meng
2022-12-05 5:51 ` Kautuk Consul
2022-12-05 13:54 ` Bin Meng
2022-12-05 15:16 ` Sean Anderson
2022-12-06 5:42 ` Kautuk Consul
2022-12-06 10:58 ` Leo Liang
2022-12-06 11:32 ` Kautuk Consul
2022-12-07 7:01 ` Leo Liang
2022-12-07 11:47 ` Kautuk Consul
2022-12-06 15:16 ` Sean Anderson
2022-11-29 6:29 ` [PATCH v5 0/3] Add riscv semihosting support in u-boot Kautuk Consul
2022-11-29 6:36 ` Bin Meng
2022-11-29 6:57 ` Kautuk Consul
2022-12-02 8:46 ` Leo Liang
2022-12-02 9:52 ` Kautuk Consul
2022-12-02 12:01 ` Leo Liang
2022-12-03 4:28 ` Bin Meng
2022-12-03 6:01 ` Bin Meng
2022-12-05 5:50 ` Kautuk Consul
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220923070320.617623-1-kconsul@ventanamicro.com \
--to=kconsul@ventanamicro.com \
--cc=bmeng.cn@gmail.com \
--cc=eugen.hristev@microchip.com \
--cc=ilias.apalodimas@linaro.org \
--cc=loic.poulain@linaro.org \
--cc=michal.simek@amd.com \
--cc=mr.nuke.me@gmail.com \
--cc=peng.fan@nxp.com \
--cc=philippe.reynes@softathome.com \
--cc=rasmus.villemoes@prevas.dk \
--cc=rayagonda.kokatanur@broadcom.com \
--cc=rick@andestech.com \
--cc=sean.anderson@seco.com \
--cc=sjg@chromium.org \
--cc=sr@denx.de \
--cc=u-boot@lists.denx.de \
--cc=xypron.glpk@gmx.de \
--cc=ycliang@andestech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox