From: Jit Loon Lim <jit.loon.lim@intel.com>
To: u-boot@lists.denx.de
Cc: Jagan Teki <jagan@amarulasolutions.com>,
Vignesh R <vigneshr@ti.com>, Marek <marex@denx.de>,
Simon <simon.k.r.goldschmidt@gmail.com>,
Tien Fong <tien.fong.chee@intel.com>,
Kok Kiang <kok.kiang.hea@intel.com>,
Raaj <raaj.lokanathan@intel.com>,
Dinesh <dinesh.maniyam@intel.com>,
Boon Khai <boon.khai.ng@intel.com>,
Alif <alif.zakuan.yuslaimi@intel.com>,
Teik Heng <teik.heng.chong@intel.com>,
Hazim <muhammad.hazim.izzat.zamri@intel.com>,
Jit Loon Lim <jit.loon.lim@intel.com>,
Sieu Mun Tang <sieu.mun.tang@intel.com>
Subject: [PATCH v1 00/17] Agilex5 Platform Enablement
Date: Wed, 21 Jun 2023 11:15:53 +0800 [thread overview]
Message-ID: <20230621031610.28401-1-jit.loon.lim@intel.com> (raw)
Intel Agilex5 is a midrange FPGAs optimized for applications requiring high performance,
lower power, and smaller form factors and lower logic densities. U-Boot is one of the
bootloader to boot along with ARM trusted Firmware to boot the board up.
*** BLURB HERE ***
Jit Loon Lim (16):
arch: arm: update kconfig for new platform agilex5
arch: arm: dts: add dts and dtsi for new platform agilex5
arch: arm: mach-socfpga: add new platform agilex5 mach-socfpga
enablement
arch: arm: mach-socfpga: include: mach: add new platform agilex5
mach-socfpga enablement
board: intel: add new platform agilex5 socdk
configs: add new platform agilex5 defconfig
doc: device-tree-bindings: misc: add secreg text file for agilex5
drivers: ddr: altera: add ddr support for agilex5
drivers: clk: altera: add clock support for agilex5
drivers: misc: update driver misc for agilex5
drivers: mmc: add mmc/cadence driver for agilex5
drivers: phy: add combo phy driver for agilex5
drivers: reset: add reset driver for agilex5
drivers: sysreset: add system driver for agilex5
drivers: watchdog: update watchdog driver for agilex5
includes: add and update configuration for agilex5
Sieu Mun Tang (1):
tools: binman: update binman tool for agilex5
arch/arm/Kconfig | 5 +-
arch/arm/dts/Makefile | 1 +
arch/arm/dts/socfpga_agilex5-u-boot.dtsi | 459 ++++++++++
arch/arm/dts/socfpga_agilex5.dtsi | 634 +++++++++++++
.../arm/dts/socfpga_agilex5_socdk-u-boot.dtsi | 131 +++
arch/arm/dts/socfpga_agilex5_socdk.dts | 165 ++++
arch/arm/dts/socfpga_soc64_fit-u-boot.dtsi | 38 +-
arch/arm/dts/socfpga_soc64_u-boot.dtsi | 120 +++
arch/arm/dts/socfpga_stratix10.dtsi | 0
.../dts/socfpga_stratix10_socdk-u-boot.dtsi | 0
arch/arm/dts/socfpga_stratix10_socdk.dts | 0
arch/arm/mach-socfpga/Kconfig | 92 ++
arch/arm/mach-socfpga/Makefile | 69 +-
arch/arm/mach-socfpga/board.c | 65 +-
arch/arm/mach-socfpga/clock_manager_agilex5.c | 82 ++
arch/arm/mach-socfpga/firewall.c | 107 ---
.../include/mach/base_addr_soc64.h | 43 +-
.../mach-socfpga/include/mach/clock_manager.h | 5 +-
.../include/mach/clock_manager_agilex5.h | 12 +
arch/arm/mach-socfpga/include/mach/firewall.h | 42 +-
.../mach-socfpga/include/mach/handoff_soc64.h | 25 +-
.../mach-socfpga/include/mach/mailbox_s10.h | 32 +-
.../include/mach/reset_manager_soc64.h | 33 +-
.../mach-socfpga/include/mach/smmu_agilex5.h | 30 +
arch/arm/mach-socfpga/include/mach/smmu_s10.h | 73 ++
.../include/mach/system_manager_soc64.h | 126 ++-
arch/arm/mach-socfpga/include/mach/timer.h | 30 +
arch/arm/mach-socfpga/lowlevel_init_agilex5.S | 61 ++
arch/arm/mach-socfpga/lowlevel_init_soc64.S | 167 +++-
arch/arm/mach-socfpga/mailbox_s10.c | 21 +
arch/arm/mach-socfpga/misc.c | 19 +-
arch/arm/mach-socfpga/misc_soc64.c | 33 +-
arch/arm/mach-socfpga/mmu-arm64_s10.c | 43 +-
arch/arm/mach-socfpga/reset_manager_s10.c | 271 +++++-
arch/arm/mach-socfpga/secure_reg_helper.c | 4 +-
arch/arm/mach-socfpga/smmu_agilex5.c | 34 +
arch/arm/mach-socfpga/smmu_s10.c | 126 +++
arch/arm/mach-socfpga/spl_agilex5.c | 180 ++++
arch/arm/mach-socfpga/spl_soc64.c | 188 +++-
arch/arm/mach-socfpga/u-boot-spl-soc64.lds | 93 ++
arch/arm/mach-socfpga/wrap_handoff_soc64.c | 7 +-
board/intel/agilex5-socdk/MAINTAINERS | 8 +
board/intel/agilex5-socdk/Makefile | 7 +
board/intel/agilex5-socdk/socfpga.c | 7 +
configs/socfpga_agilex5_defconfig | 125 +++
configs/socfpga_agilex5_legacy_defconfig | 87 ++
.../misc/socfpga_secreg.txt | 397 ++++++++
drivers/clk/altera/Makefile | 1 +
drivers/clk/altera/clk-agilex5.c | 736 +++++++++++++++
drivers/clk/altera/clk-agilex5.h | 263 ++++++
drivers/ddr/altera/Makefile | 5 +-
drivers/ddr/altera/iossm_mailbox.c | 786 ++++++++++++++++
drivers/ddr/altera/iossm_mailbox.h | 141 +++
drivers/ddr/altera/sdram_agilex5.c | 329 +++++++
drivers/ddr/altera/sdram_soc64.c | 78 +-
drivers/ddr/altera/sdram_soc64.h | 17 +-
drivers/misc/Kconfig | 9 +
drivers/misc/Makefile | 1 +
drivers/misc/socfpga_secreg.c | 116 +++
drivers/mmc/mmc.c | 27 +-
drivers/mmc/sdhci-cadence.c | 164 +++-
drivers/phy/cadence/Kconfig | 9 +
drivers/phy/cadence/Makefile | 1 +
drivers/phy/cadence/phy-cadence-combophy.c | 855 ++++++++++++++++++
drivers/reset/reset-socfpga.c | 28 +-
drivers/sysreset/Kconfig | 7 +
drivers/sysreset/Makefile | 1 +
drivers/sysreset/sysreset_socfpga_agilex5.c | 44 +
drivers/watchdog/Kconfig | 2 +-
include/configs/socfpga_agilex5_socdk.h | 12 +
include/configs/socfpga_soc64_common.h | 214 ++++-
include/dt-bindings/clock/agilex5-clock.h | 71 ++
include/dt-bindings/reset/altr,rst-mgr-agx5.h | 82 ++
tools/binman/control.py | 8 +-
74 files changed, 8019 insertions(+), 285 deletions(-)
create mode 100644 arch/arm/dts/socfpga_agilex5-u-boot.dtsi
create mode 100644 arch/arm/dts/socfpga_agilex5.dtsi
create mode 100644 arch/arm/dts/socfpga_agilex5_socdk-u-boot.dtsi
create mode 100644 arch/arm/dts/socfpga_agilex5_socdk.dts
create mode 100644 arch/arm/dts/socfpga_soc64_u-boot.dtsi
mode change 100755 => 100644 arch/arm/dts/socfpga_stratix10.dtsi
mode change 100755 => 100644 arch/arm/dts/socfpga_stratix10_socdk-u-boot.dtsi
mode change 100755 => 100644 arch/arm/dts/socfpga_stratix10_socdk.dts
create mode 100644 arch/arm/mach-socfpga/clock_manager_agilex5.c
delete mode 100644 arch/arm/mach-socfpga/firewall.c
create mode 100644 arch/arm/mach-socfpga/include/mach/clock_manager_agilex5.h
create mode 100644 arch/arm/mach-socfpga/include/mach/smmu_agilex5.h
create mode 100644 arch/arm/mach-socfpga/include/mach/smmu_s10.h
create mode 100644 arch/arm/mach-socfpga/lowlevel_init_agilex5.S
create mode 100644 arch/arm/mach-socfpga/smmu_agilex5.c
create mode 100644 arch/arm/mach-socfpga/smmu_s10.c
create mode 100644 arch/arm/mach-socfpga/spl_agilex5.c
create mode 100644 arch/arm/mach-socfpga/u-boot-spl-soc64.lds
create mode 100644 board/intel/agilex5-socdk/MAINTAINERS
create mode 100644 board/intel/agilex5-socdk/Makefile
create mode 100644 board/intel/agilex5-socdk/socfpga.c
create mode 100644 configs/socfpga_agilex5_defconfig
create mode 100644 configs/socfpga_agilex5_legacy_defconfig
create mode 100644 doc/device-tree-bindings/misc/socfpga_secreg.txt
create mode 100644 drivers/clk/altera/clk-agilex5.c
create mode 100644 drivers/clk/altera/clk-agilex5.h
create mode 100644 drivers/ddr/altera/iossm_mailbox.c
create mode 100644 drivers/ddr/altera/iossm_mailbox.h
create mode 100644 drivers/ddr/altera/sdram_agilex5.c
create mode 100644 drivers/misc/socfpga_secreg.c
create mode 100644 drivers/phy/cadence/phy-cadence-combophy.c
create mode 100644 drivers/sysreset/sysreset_socfpga_agilex5.c
create mode 100644 include/configs/socfpga_agilex5_socdk.h
create mode 100644 include/dt-bindings/clock/agilex5-clock.h
create mode 100644 include/dt-bindings/reset/altr,rst-mgr-agx5.h
--
2.26.2
next reply other threads:[~2023-06-21 3:16 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-06-21 3:15 Jit Loon Lim [this message]
2023-06-21 3:15 ` [PATCH v1 01/17] arch: arm: update kconfig for new platform agilex5 Jit Loon Lim
2023-06-28 8:17 ` Chee, Tien Fong
2023-06-30 8:18 ` Lim, Jit Loon
2023-06-21 3:15 ` [PATCH v1 02/17] arch: arm: dts: add dts and dtsi " Jit Loon Lim
2023-06-28 9:13 ` Chee, Tien Fong
2023-06-30 8:29 ` Lim, Jit Loon
2023-06-21 3:15 ` [PATCH v1 03/17] arch: arm: mach-socfpga: add new platform agilex5 mach-socfpga enablement Jit Loon Lim
2023-06-28 9:49 ` Chee, Tien Fong
2023-06-21 3:15 ` [PATCH v1 04/17] arch: arm: mach-socfpga: include: mach: " Jit Loon Lim
2023-06-21 3:15 ` [PATCH v1 05/17] board: intel: add new platform agilex5 socdk Jit Loon Lim
2023-06-21 3:15 ` [PATCH v1 06/17] configs: add new platform agilex5 defconfig Jit Loon Lim
2023-06-21 3:16 ` [PATCH v1 07/17] doc: device-tree-bindings: misc: add secreg text file for agilex5 Jit Loon Lim
2023-06-21 3:16 ` [PATCH v1 08/17] drivers: ddr: altera: add ddr support " Jit Loon Lim
2023-06-21 3:16 ` [PATCH v1 09/17] drivers: clk: altera: add clock " Jit Loon Lim
2023-06-21 3:16 ` [PATCH v1 10/17] drivers: misc: update driver misc " Jit Loon Lim
2023-06-21 3:16 ` [PATCH v1 11/17] drivers: mmc: add mmc/cadence driver " Jit Loon Lim
2023-06-21 3:16 ` [PATCH v1 12/17] drivers: phy: add combo phy " Jit Loon Lim
2023-06-21 3:16 ` [PATCH v1 13/17] drivers: reset: add reset " Jit Loon Lim
2023-06-21 3:16 ` [PATCH v1 14/17] drivers: sysreset: add system " Jit Loon Lim
2023-06-21 3:16 ` [PATCH v1 15/17] drivers: watchdog: update watchdog " Jit Loon Lim
2023-06-21 3:16 ` [PATCH v1 16/17] includes: add and update configuration " Jit Loon Lim
2023-06-21 3:16 ` [PATCH v1 17/17] tools: binman: update binman tool " Jit Loon Lim
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230621031610.28401-1-jit.loon.lim@intel.com \
--to=jit.loon.lim@intel.com \
--cc=alif.zakuan.yuslaimi@intel.com \
--cc=boon.khai.ng@intel.com \
--cc=dinesh.maniyam@intel.com \
--cc=jagan@amarulasolutions.com \
--cc=kok.kiang.hea@intel.com \
--cc=marex@denx.de \
--cc=muhammad.hazim.izzat.zamri@intel.com \
--cc=raaj.lokanathan@intel.com \
--cc=sieu.mun.tang@intel.com \
--cc=simon.k.r.goldschmidt@gmail.com \
--cc=teik.heng.chong@intel.com \
--cc=tien.fong.chee@intel.com \
--cc=u-boot@lists.denx.de \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox