From: Andre Przywara <andre.przywara@arm.com>
To: Okhunjon Sobirjonov <okhunjon72@gmail.com>
Cc: jagan@amarulasolutions.com, u-boot@lists.denx.de,
Okhunjon Sobirjonov <Okhunjon.Sobirjonov@Mec-electronics.com>
Subject: Re: [PATCH] sunxi: R528: add SMHC2 pin pull ups support
Date: Mon, 25 Sep 2023 11:30:33 +0100 [thread overview]
Message-ID: <20230925113033.4db2da19@donnerap.manchester.arm.com> (raw)
In-Reply-To: <20230924102116.59856-1-okhunjon72@gmail.com>
On Sun, 24 Sep 2023 13:21:16 +0300
Okhunjon Sobirjonov <okhunjon72@gmail.com> wrote:
Hi Okhunjon,
thanks for sending this!
> Added support for on-chip EMMC(SMHC2) pin pull ups
> for sunxi R528 board. Otherwise, "No pinmux setup
> defined for MMC2" appears. Moreover, adding
> CONFIG_MMC_SUNXI_SLOT_EXTRA=2 to defconfig might be
> needed in order to inform SPL code that another MMC instance on
> top of the default 0 for booting should be considered.
The patch itself looks alright, but sunxi_mmc_init() in
drivers/mmc/sunxi_mmc.c seems to enable 8-bit mode for MMC2. Can you
double check this?
> Signed-off-by: Okhunjon Sobirjonov <Okhunjon.Sobirjonov@Mec-electronics.com>
Reviewed-by: Andre Przywara <andre.przywara@arm.com>
I will integrate this patch into v2 of the T113s support series.
Cheers,
Andre
> ---
> board/sunxi/board.c | 7 +++++++
> 1 file changed, 7 insertions(+)
>
> diff --git a/board/sunxi/board.c b/board/sunxi/board.c
> index f321cd58a6..764a1ea998 100644
> --- a/board/sunxi/board.c
> +++ b/board/sunxi/board.c
> @@ -482,6 +482,13 @@ static void mmc_pinmux_setup(int sdc)
> sunxi_gpio_set_pull(pin, SUNXI_GPIO_PULL_UP);
> sunxi_gpio_set_drv(pin, 2);
> }
> +#elif defined(CONFIG_MACH_SUN8I_R528)
> + /* SDC2: PC2-PC7 */
> + for (pin = SUNXI_GPC(2); pin <= SUNXI_GPC(7); pin++) {
> + sunxi_gpio_set_cfgpin(pin, SUNXI_GPC_SDC2);
> + sunxi_gpio_set_pull(pin, SUNXI_GPIO_PULL_UP);
> + sunxi_gpio_set_drv(pin, 2);
> + }
> #else
> puts("ERROR: No pinmux setup defined for MMC2!\n");
> #endif
next prev parent reply other threads:[~2023-09-25 10:30 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-07-21 13:45 [PATCH 00/20] sunxi: Allwinner T113s support Andre Przywara
2023-07-21 13:45 ` [PATCH 01/20] net: sunxi_emac: chase DT nodes to find PHY regulator Andre Przywara
2023-08-09 19:56 ` Sam Edwards
2023-07-21 13:45 ` [PATCH 02/20] sunxi: remove CONFIG_MACPWR Andre Przywara
2023-07-25 21:21 ` Sam Edwards
2023-07-26 13:52 ` Andre Przywara
2023-08-09 19:58 ` Sam Edwards
2023-07-21 13:45 ` [PATCH 03/20] pinctrl: sunxi: add GPIO in/out wrappers Andre Przywara
2023-08-09 20:14 ` Sam Edwards
2023-07-21 13:45 ` [PATCH 04/20] pinctrl: sunxi: remove struct sunxi_gpio Andre Przywara
2023-07-21 13:45 ` [PATCH 05/20] pinctrl: sunxi: move pinctrl code and remove GPIO_EXTRA_HEADER Andre Przywara
2023-07-21 13:45 ` [PATCH 06/20] pinctrl: sunxi: move PIO_BASE into sunxi_gpio.h Andre Przywara
2023-07-21 13:45 ` [PATCH 07/20] pinctrl: sunxi: add new D1 pinctrl support Andre Przywara
2023-08-09 22:04 ` Sam Edwards
2023-07-21 13:45 ` [PATCH 08/20] sunxi: introduce NCAT2 generation model Andre Przywara
2023-08-09 22:08 ` Sam Edwards
2023-09-27 9:42 ` Okhunjon Sobirjonov
2023-09-27 10:00 ` Andre Przywara
2023-07-21 13:45 ` [PATCH 09/20] pinctrl: sunxi: add Allwinner D1 pinctrl description Andre Przywara
2023-08-09 22:44 ` Sam Edwards
2023-07-21 13:45 ` [PATCH 10/20] clk: sunxi: Add support for the D1 CCU Andre Przywara
2023-07-21 13:45 ` [PATCH 11/20] sunxi: clock: D1/R528: Enable PLL LDO during PLL1 setup Andre Przywara
2023-07-21 13:45 ` [PATCH 12/20] sunxi: clock: support D1/R528 PLL6 clock Andre Przywara
2023-07-21 13:45 ` [PATCH 13/20] sunxi: clock: h6: prepare for PRCM less SoCs Andre Przywara
2023-07-21 13:46 ` [PATCH 14/20] Kconfig: sunxi: prepare for using drivers/ram/sunxi Andre Przywara
2023-07-21 13:46 ` [PATCH 15/20] sunxi: add R528/T113-s3/D1(s) DRAM initialisation code Andre Przywara
2023-07-28 3:35 ` Sam Edwards
2023-07-21 13:46 ` [PATCH 16/20] sunxi: add Allwinner R528/T113 SoC support Andre Przywara
2023-07-24 10:54 ` Maxim Kiselev
2023-07-21 13:46 ` [PATCH 17/20] sunxi: refactor serial base addresses to avoid asm/arch/cpu.h Andre Przywara
2023-07-21 13:46 ` [PATCH 18/20] riscv: dts: allwinner: Add the D1/D1s SoC devicetree Andre Przywara
2023-07-21 13:46 ` [PATCH 19/20] ARM: dts: sunxi: add Allwinner T113-s SoC .dtsi Andre Przywara
2023-08-09 22:34 ` Sam Edwards
2023-07-21 13:46 ` [PATCH 20/20] sunxi: add MangoPi MQ-R board support Andre Przywara
2023-07-26 23:47 ` [PATCH] sunxi: remove CONFIG_SATAPWR Andre Przywara
2023-07-27 0:08 ` Sam Edwards
2023-09-24 10:21 ` [PATCH] sunxi: R528: add SMHC2 pin pull ups support Okhunjon Sobirjonov
2023-09-25 10:30 ` Andre Przywara [this message]
2023-09-25 3:43 ` Okhunjon Sobirjonov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230925113033.4db2da19@donnerap.manchester.arm.com \
--to=andre.przywara@arm.com \
--cc=Okhunjon.Sobirjonov@Mec-electronics.com \
--cc=jagan@amarulasolutions.com \
--cc=okhunjon72@gmail.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox