[PATCH] memory: ti-gpmc: Fix lock up at A53 SPL during NAND boot on AM64-EVM

[PATCH] memory: ti-gpmc: Fix lock up at A53 SPL during NAND boot on AM64-EVM

[Roger Quadros]

AM64 ES2.0 bootrom seems to enable WAIT0EDGEDETECTION interrupt.
This causes a lockup at A53 SPL when accessing NAND controller
or ELM registers.

A good option would be to softrest GPMC block at probe
but this cannot be done for AM64 as SOFTRESET bit is marked
as reserved in SYSCONFIG register.

Fix the issue by disabling all IRQs at probe.

Signed-off-by: Roger Quadros <rogerq@kernel.org>
---
 drivers/memory/ti-gpmc.c | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/drivers/memory/ti-gpmc.c b/drivers/memory/ti-gpmc.c
index 0b8674339e..8877b8f438 100644
--- a/drivers/memory/ti-gpmc.c
+++ b/drivers/memory/ti-gpmc.c
@@ -1196,6 +1196,12 @@ static int gpmc_probe(struct udevice *dev)
 	gpmc_cfg = (struct gpmc *)priv->base;
 	gpmc_base = priv->base;
 
+	/*
+	 * Disable all IRQs as some bootroms might leave them enabled
+	 * and that will cause a lock-up later
+	 */
+	gpmc_write_reg(GPMC_IRQENABLE, 0);
+
 	priv->l3_clk = devm_clk_get(dev, "fck");
 	if (IS_ERR(priv->l3_clk))
 		return PTR_ERR(priv->l3_clk);

base-commit: 28760ce8640ff6266bd1c1c568a4a231576f3919
-- 
2.34.1

Re: [PATCH] memory: ti-gpmc: Fix lock up at A53 SPL during NAND boot on AM64-EVM

[Tom Rini]

[-- Attachment #1: Type: text/plain, Size: 542 bytes --]

On Tue, Feb 06, 2024 at 04:02:51PM +0200, Roger Quadros wrote:

> AM64 ES2.0 bootrom seems to enable WAIT0EDGEDETECTION interrupt.
> This causes a lockup at A53 SPL when accessing NAND controller
> or ELM registers.
> 
> A good option would be to softrest GPMC block at probe
> but this cannot be done for AM64 as SOFTRESET bit is marked
> as reserved in SYSCONFIG register.
> 
> Fix the issue by disabling all IRQs at probe.
> 
> Signed-off-by: Roger Quadros <rogerq@kernel.org>

Applied to u-boot/master, thanks!

-- 
Tom

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 659 bytes --]