From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 73A68CF31A9 for ; Wed, 2 Oct 2024 09:55:37 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 6313A89083; Wed, 2 Oct 2024 11:52:29 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=9elements.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; secure) header.d=9elements.com header.i=@9elements.com header.b="EBOEQwZ4"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 40F3A88F91; Wed, 2 Oct 2024 11:52:26 +0200 (CEST) Received: from mail-wm1-x334.google.com (mail-wm1-x334.google.com [IPv6:2a00:1450:4864:20::334]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 3C49088F75 for ; Wed, 2 Oct 2024 11:52:24 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=9elements.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=patrick.rudolph@9elements.com Received: by mail-wm1-x334.google.com with SMTP id 5b1f17b1804b1-42cacabd2e0so51004125e9.3 for ; Wed, 02 Oct 2024 02:52:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1727862744; x=1728467544; darn=lists.denx.de; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=pbrze0ahwAWl4uGgSuyjY5nSB6VdchPyLT9+ZS7n3PI=; b=EBOEQwZ4Jtuwr5VdgmZx25yRp1FCGfCWqEY1Dyj7S+exCC2kR8mtYDE7rxmdEa6N+4 UMeenFAk6wA4RsZ6xxNUoKg6KdT3RiSY5+OL3fyy7DHydLDD9oR5RczNOPGHAjZLHz0k RIhshkgLTXKpZ/Ujb/RVutJ/Gh+ZoGjjM/iVb6kTgWrs540YYLbpjWYNgNbcqknqQk+/ 8274BmYma4JxkcdVF/49ISnrOsTGj92AEuyQ53pnEBp0mZzgiDmT7ZZyPxhc1clgjxX8 L7r7s+wxvG3nnq7U4mlSmI0zg6XSV++HDy/boe4w6nlIr7bbKym4bx+MyMviJwPzCeoe B3Jg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1727862744; x=1728467544; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=pbrze0ahwAWl4uGgSuyjY5nSB6VdchPyLT9+ZS7n3PI=; b=A/Ix+W2Vkqk90adJX2KpTAWcongwoZeyrX8bqu6q5l9m8pxOPGTH21U4XuDJRl1Z69 VCiPM677cMoxk+fF2+sP+8qp4TzGtPq1XQ+zGSR+MTgMsC/a27hplZSfIDlVRNohSmQf 6vp6ZwAGm2s4/XGIJcJrzOasD0IzmPFzZLx6pVcHfNfMN32vsKA5p7AS9qyfYtay5yv9 S0lfh3V0GLb+W2fFzcUnuZEbiI0CaaxYbE+OdK2YVGUieJInqwqJcWgaN4ksltDOMPZf N4Q5FFcL4sck4PPEOHq0r7sUA/UgqlxoBWa789oZpMOh1Z/gHbuep32KD6jnvxuWRuJ2 srYg== X-Gm-Message-State: AOJu0YxqSNN8qpdVO4/peTrVktayL3wTOIBxZ4TkSRAdP3eWaJLPGHM9 hiah/SuE+0gqlYl+yR54Sa4oKUWzO6sC+GHiYNQvVePRC/R7V18sllObC9ugT2+QXIVgMt6XDgX v X-Google-Smtp-Source: AGHT+IGAimEj+GskiIBIf9XBzbtuDB5tnzGuLh0WI1A+Zaf1ALucTxLXq43qH5tNhJXv0WW7c33beA== X-Received: by 2002:a05:600c:46d1:b0:42c:bf0b:c489 with SMTP id 5b1f17b1804b1-42f777c27f1mr16524265e9.18.1727862743560; Wed, 02 Oct 2024 02:52:23 -0700 (PDT) Received: from fedora.sec.9e.network (ip-078-094-000-050.um19.pools.vodafone-ip.de. [78.94.0.50]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-37cd56e94c4sm13555292f8f.62.2024.10.02.02.52.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 02 Oct 2024 02:52:23 -0700 (PDT) From: Patrick Rudolph To: u-boot@lists.denx.de, Rayagonda Kokatanur , Tom Rini Cc: Patrick Rudolph , Simon Glass Subject: [PATCH v6 21/37] arm: lib: Add GICV2 driver Date: Wed, 2 Oct 2024 11:47:12 +0200 Message-ID: <20241002094832.24933-22-patrick.rudolph@9elements.com> X-Mailer: git-send-email 2.46.2 In-Reply-To: <20241002094832.24933-1-patrick.rudolph@9elements.com> References: <20241002094832.24933-1-patrick.rudolph@9elements.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean Add a generic GICV2 driver that: - parses the DT and generates the ACPI MADT subtables - implement of_xlate() and allows irq_get_by_index() to return the correct interrupt mappings TEST: Booted on QEMU raspb4 using GICV2 driver model generated MADT. Signed-off-by: Patrick Rudolph Reviewed-by: Simon Glass --- Changelog v6: - Update header order --- arch/arm/Kconfig | 7 ++++ arch/arm/lib/Makefile | 1 + arch/arm/lib/gic-v2.c | 89 +++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 97 insertions(+) create mode 100644 arch/arm/lib/gic-v2.c diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index ba0359fed5..50327f5349 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -113,6 +113,13 @@ config GICV2 config GICV3 bool +config DRIVER_GICV2 + bool "ARM GICV2 driver" + select IRQ + help + ARM GICV2 driver. + Basic support for parsing the GICV2 node and generate ACPI tables. + config GIC_V3_ITS bool "ARM GICV3 ITS" select IRQ diff --git a/arch/arm/lib/Makefile b/arch/arm/lib/Makefile index a7efed6771..cf76051450 100644 --- a/arch/arm/lib/Makefile +++ b/arch/arm/lib/Makefile @@ -68,6 +68,7 @@ obj-$(CONFIG_FSL_LAYERSCAPE) += ccn504.o ifneq ($(CONFIG_GICV2)$(CONFIG_GICV3),) obj-y += gic_64.o endif +obj-$(CONFIG_DRIVER_GICV2) += gic-v2.o obj-$(CONFIG_GIC_V3_ITS) += gic-v3-its.o obj-y += interrupts_64.o else diff --git a/arch/arm/lib/gic-v2.c b/arch/arm/lib/gic-v2.c new file mode 100644 index 0000000000..daefd2bfcc --- /dev/null +++ b/arch/arm/lib/gic-v2.c @@ -0,0 +1,89 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019 Broadcom. + */ +#include +#include +#include +#include +#include +#include +#include + +#ifdef CONFIG_ACPIGEN +/** + * acpi_gicv2_fill_madt() - Fill out the body of the MADT + * + * Write GICD and GICR tables based on collected devicetree data. + * + * @dev: Device to write ACPI tables for + * @ctx: ACPI context to write MADT sub-tables to + * Return: 0 if OK + */ +static int acpi_gicv2_fill_madt(const struct udevice *dev, struct acpi_ctx *ctx) +{ + struct acpi_madt_gicd *gicd; + fdt_addr_t addr; + + addr = dev_read_addr_index(dev, 0); + if (addr == FDT_ADDR_T_NONE) { + pr_err("%s: failed to get GICD address\n", __func__); + return -EINVAL; + } + + gicd = ctx->current; + acpi_write_madt_gicd(gicd, dev_seq(dev), addr, 2); + acpi_inc(ctx, gicd->length); + + return 0; +} + +static struct acpi_ops gic_v2_acpi_ops = { + .fill_madt = acpi_gicv2_fill_madt, +}; +#endif + +static const struct udevice_id gic_v2_ids[] = { + { .compatible = "arm,arm11mp-gic" }, + { .compatible = "arm,cortex-a15-gic" }, + { .compatible = "arm,cortex-a7-gic" }, + { .compatible = "arm,cortex-a5-gic" }, + { .compatible = "arm,cortex-a9-gic" }, + { .compatible = "arm,eb11mp-gic" }, + { .compatible = "arm,gic-400" }, + { .compatible = "arm,pl390" }, + { .compatible = "arm,tc11mp-gic" }, + { .compatible = "qcom,msm-8660-qgic" }, + { .compatible = "qcom,msm-qgic2" }, + {} +}; + +static int arm_gic_v2_of_xlate(struct irq *irq, struct ofnode_phandle_args *args) +{ + if (args->args_count != 3) { + log_debug("Invalid args_count: %d\n", args->args_count); + return -EINVAL; + } + + /* ARM Generic Interrupt Controller v1 and v2 */ + if (args->args[0] == GIC_PPI) + irq->id = args->args[1] + 16; + else + irq->id = args->args[1]; + + irq->flags = args->args[2]; + + return 0; +} + +static const struct irq_ops arm_gic_v2_ops = { + .of_xlate = arm_gic_v2_of_xlate, +}; + +U_BOOT_DRIVER(arm_gic_v2) = { + .name = "gic-v2", + .id = UCLASS_IRQ, + .of_match = gic_v2_ids, + .ops = &arm_gic_v2_ops, + ACPI_OPS_PTR(&gic_v2_acpi_ops) +}; -- 2.46.2