From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 43A65D10BFF for ; Sat, 26 Oct 2024 16:18:48 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 7F42589096; Sat, 26 Oct 2024 18:16:53 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="FCF9QIxE"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 8DCD588F70; Sat, 26 Oct 2024 17:52:48 +0200 (CEST) Received: from mail-ed1-x52f.google.com (mail-ed1-x52f.google.com [IPv6:2a00:1450:4864:20::52f]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 3F01988EFD for ; Sat, 26 Oct 2024 17:52:43 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=l.rubusch@gmail.com Received: by mail-ed1-x52f.google.com with SMTP id 4fb4d7f45d1cf-5c940512711so557261a12.1 for ; Sat, 26 Oct 2024 08:52:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729957963; x=1730562763; darn=lists.denx.de; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HE2tgN0B24aRLm11WpPVxtooYl5uWl1zFtAJJLXMl2Y=; b=FCF9QIxEha2hltMKapFzanp8Gexo6jnAlkatb/gyCXp5jMzoI0IbjoRs3l8wZ0BUHc NueSDG1+EfU6/OQFlKVbfmT0YEtB5T1UlfByHXPq6n9VNyPraJxWpC2+3M3xIWrff4ij EaWtSiOHuHnYvvn2kfZEU3EB+wbzrZOvlOfiAEAvgPZVgaUjHcXIKcjhKbvgviHN7ADr 9tYtrMf3veHmg1NieHea9MAVjNHzsDDQTmzzQ85sCzLgE8oGUBP3lPhVRlDGjDmKfIKO XA6aA51nj3KdhYR4r6yTr3C0msqRzIAM0pRfSbgK5RTb/jYWxKcnCWecQz1fH1Zdd1SN DL2g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729957963; x=1730562763; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HE2tgN0B24aRLm11WpPVxtooYl5uWl1zFtAJJLXMl2Y=; b=ULT/c+xXroRTfFIXHBLcIOPKehkTtCknak7lCINAnUaj5v3TLQRgkv2qzWyva4puO+ Pb9+1VuUCjTw32EHYS1KUhEV7Jb8+pj1A4O3PK1pHd+IORe+qMZG4XMGc+EstB29pH2T wfhYC3YfIG8b73vlXK+MbSjg/sOVcW9Scn5ssCEGSlsqCJeWKfugwg6+LCdSoNnOCg5t UQfeTSlM86PgWS58XbW6cG90MF+F4xLBd7YQN9rricQ9dsx0ZQJ7TNkqWxb6V202tCeX 73/TzM+Q9Ziex0c79MXkIOTGF2j+O6gjm7ig6mZhQbCA48ouhihorY7r8ZI2MtMUardP Ng6w== X-Gm-Message-State: AOJu0YxlPxrEtu1QaxfqaPB7VHi6APFBUV9Vkug7t6Dd05N533zywoAe bh08+sMagp4TCiFqWewWMe5bdG3VDSbG8443WGPsd9tqjxWNzplS/M5QUA== X-Google-Smtp-Source: AGHT+IFp4EkvLmbUzFjUM0GzDfmSsK97Fe0LSI8KMNlaLgPlcJ1Q742I88i0EDLVu7uvACUgjFbXkA== X-Received: by 2002:a05:6402:35c1:b0:5c7:227f:38e9 with SMTP id 4fb4d7f45d1cf-5cbbf918342mr860264a12.5.1729957962561; Sat, 26 Oct 2024 08:52:42 -0700 (PDT) Received: from 6c1d2e1f4cf4.v.cablecom.net (84-72-156-211.dclient.hispeed.ch. [84.72.156.211]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5cbb63197casm1620179a12.63.2024.10.26.08.52.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 26 Oct 2024 08:52:41 -0700 (PDT) From: Lothar Rubusch To: u-boot@lists.denx.de, trini@konsulko.com, marex@denx.de, simon.k.r.goldschmidt@gmail.com, tien.fong.chee@intel.com, sumit.garg@linaro.org Cc: sjg@chromium.org, xypron.glpk@gmx.de, michal.simek@amd.com, jit.loon.lim@intel.com, barnas@google.com, l.rubusch@gmail.com Subject: [PATCH v4 08/11] ARM: dts: arria10: update according to DTSpec Date: Sat, 26 Oct 2024 15:52:17 +0000 Message-Id: <20241026155220.26300-9-l.rubusch@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241026155220.26300-1-l.rubusch@gmail.com> References: <20241026155220.26300-1-l.rubusch@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Mailman-Approved-At: Sat, 26 Oct 2024 18:16:43 +0200 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean Update node-names according to DTspec. Add labels for compatibility and/or add missing nodes in order to make the file compatible with the corresponding counterpart in dts/upstream. Eventually the u-boot local file then can be replaced by the dts/upstream, and eventually removed. Signed-off-by: Lothar Rubusch --- arch/arm/dts/socfpga_arria10.dtsi | 42 ++++++++++++++++++++++++------- 1 file changed, 33 insertions(+), 9 deletions(-) diff --git a/arch/arm/dts/socfpga_arria10.dtsi b/arch/arm/dts/socfpga_arria10.dtsi index bab34ab56c..5826268823 100644 --- a/arch/arm/dts/socfpga_arria10.dtsi +++ b/arch/arm/dts/socfpga_arria10.dtsi @@ -15,13 +15,13 @@ #size-cells = <0>; enable-method = "altr,socfpga-a10-smp"; - cpu@0 { + cpu0: cpu@0 { compatible = "arm,cortex-a9"; device_type = "cpu"; reg = <0>; next-level-cache = <&L2>; }; - cpu@1 { + cpu1: cpu@1 { compatible = "arm,cortex-a9"; device_type = "cpu"; reg = <1>; @@ -29,7 +29,16 @@ }; }; - intc: intc@ffffd000 { + pmu: pmu@ff111000 { + compatible = "arm,cortex-a9-pmu"; + interrupt-parent = <&intc>; + interrupts = <0 124 4>, <0 125 4>; + interrupt-affinity = <&cpu0>, <&cpu1>; + reg = <0xff111000 0x1000>, + <0xff113000 0x1000>; + }; + + intc: interrupt-controller@ffffd000 { compatible = "arm,cortex-a9-gic"; #interrupt-cells = <3>; interrupt-controller; @@ -73,7 +82,7 @@ }; }; - base_fpga_region { + fpga-region { #address-cells = <0x1>; #size-cells = <0x1>; @@ -638,7 +647,7 @@ reg = <0xffcfb100 0x80>; }; - L2: l2-cache@fffff000 { + L2: cache-controller@fffff000 { compatible = "arm,pl310-cache"; reg = <0xfffff000 0x1000>; interrupts = <0 18 IRQ_TYPE_LEVEL_HIGH>; @@ -649,7 +658,7 @@ arm,shared-override; }; - mmc: dwmmc0@ff808000 { + mmc: mmc@ff808000 { #address-cells = <1>; #size-cells = <0>; compatible = "altr,socfpga-dw-mshc"; @@ -662,7 +671,7 @@ status = "disabled"; }; - nand: nand@ffb90000 { + nand: nand-controller@ffb90000 { #address-cells = <1>; #size-cells = <0>; compatible = "altr,socfpga-denali-nand"; @@ -729,6 +738,16 @@ <37 IRQ_TYPE_LEVEL_HIGH>; }; + sdmmca-ecc@ff8c2c00 { + compatible = "altr,socfpga-sdmmc-ecc"; + reg = <0xff8c2c00 0x400>; + altr,ecc-parent = <&mmc>; + interrupts = <15 IRQ_TYPE_LEVEL_HIGH>, + <47 IRQ_TYPE_LEVEL_HIGH>, + <16 IRQ_TYPE_LEVEL_HIGH>, + <48 IRQ_TYPE_LEVEL_HIGH>; + }; + dma-ecc@ff8c8000 { compatible = "altr,socfpga-dma-ecc"; reg = <0xff8c8000 0x400>; @@ -760,6 +779,11 @@ resets = <&rst QSPI_RESET>, <&rst QSPI_OCP_RESET>; reset-names = "qspi", "qspi-ocp"; status = "disabled"; + + flash@0 { + compatible = "jedec,spi-nor"; + reg = <0x0>; + }; }; rst: rstmgr@ffd05000 { @@ -828,7 +852,7 @@ reset-names = "timer"; }; - uart0: serial0@ffc02000 { + uart0: serial@ffc02000 { compatible = "snps,dw-apb-uart"; reg = <0xffc02000 0x100>; interrupts = <0 110 IRQ_TYPE_LEVEL_HIGH>; @@ -839,7 +863,7 @@ status = "disabled"; }; - uart1: serial1@ffc02100 { + uart1: serial@ffc02100 { compatible = "snps,dw-apb-uart"; reg = <0xffc02100 0x100>; interrupts = <0 111 IRQ_TYPE_LEVEL_HIGH>; -- 2.25.1