From: Simon Glass <sjg@chromium.org>
To: U-Boot Mailing List <u-boot@lists.denx.de>
Cc: Simon Glass <sjg@chromium.org>, Tom Rini <trini@konsulko.com>
Subject: [PATCH v3 01/31] spl: Adjust xPL symbols
Date: Fri, 28 Mar 2025 09:34:41 -0600 [thread overview]
Message-ID: <20250328153522.3555472-2-sjg@chromium.org> (raw)
In-Reply-To: <20250328153522.3555472-1-sjg@chromium.org>
Update for the new xPL naming, which was missed in a previous patch
which purported to do this.
Signed-off-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Tom Rini <trini@konsulko.com>
---
(no changes since v1)
common/spl/spl_reloc.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/common/spl/spl_reloc.c b/common/spl/spl_reloc.c
index 324b98eaf98..216c0f36623 100644
--- a/common/spl/spl_reloc.c
+++ b/common/spl/spl_reloc.c
@@ -59,7 +59,7 @@ static int setup_layout(struct spl_image_info *image, ulong *addrp)
uint need_size = image->size + image->fdt_size;
margin = buf_size - need_size;
log_debug("spl_reloc %s->%s: margin%s%lx limit %lx fdt_size %lx base %lx avail %x image %x fdt %lx need %x\n",
- spl_phase_name(spl_phase()), spl_phase_name(spl_phase() + 1),
+ xpl_name(xpl_phase()), xpl_name(xpl_phase() + 1),
margin >= 0 ? " " : " -", abs(margin), limit, fdt_size, base,
buf_size, image->size, image->fdt_size, need_size);
if (margin < 0) {
--
2.43.0
next prev parent reply other threads:[~2025-03-28 15:35 UTC|newest]
Thread overview: 51+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-03-28 15:34 [PATCH v3 00/31] VBE serial part H: Implement VBE on Rockchip RK3399 Simon Glass
2025-03-28 15:34 ` Simon Glass [this message]
2025-03-28 15:34 ` [PATCH v3 02/31] spl: Allow VBE to handle xPL size Simon Glass
2025-03-28 15:34 ` [PATCH v3 03/31] vbe: Show the margin when using SPL_RELOC Simon Glass
2025-03-28 15:34 ` [PATCH v3 04/31] rockchip: Allow RAM init to happen in SPL on rk3399 Simon Glass
2025-03-28 15:34 ` [PATCH v3 05/31] rockchip: dts: Correct the OS for U-Boot Simon Glass
2025-03-28 15:34 ` [PATCH v3 06/31] rockchip: dts: Factor out arch and compression Simon Glass
2025-03-28 15:34 ` [PATCH v3 07/31] rockchip: dts: Add an fdtmap Simon Glass
2025-03-28 15:34 ` [PATCH v3 08/31] rockchip: dts: Create a template for the FIT Simon Glass
2025-03-28 16:26 ` Jonas Karlman
2025-03-28 15:34 ` [PATCH v3 09/31] rockchip: dts: Un-indent the FIT template Simon Glass
2025-03-28 15:34 ` [PATCH v3 10/31] rockchip: dts: Use the new binman template for the SPI image too Simon Glass
2025-03-28 18:19 ` Jonas Karlman
2025-03-28 18:25 ` Simon Glass
2025-03-28 15:34 ` [PATCH v3 11/31] rockchip: dts: Specify the phase in the image Simon Glass
2025-03-28 15:34 ` [PATCH v3 12/31] rockchip: Provide a bootstd configuration Simon Glass
2025-03-28 15:34 ` [PATCH v3 13/31] rockchip: Add SPL into the main FIT Simon Glass
2025-03-28 15:34 ` [PATCH v3 14/31] rockchip: Include a compatible string in each configuration Simon Glass
2025-03-28 15:34 ` [PATCH v3 15/31] rockchip: Add a template for SPL Simon Glass
2025-03-28 15:34 ` [PATCH v3 16/31] rockchip: Add a VPL image Simon Glass
2025-03-28 15:34 ` [PATCH v3 17/31] rockchip: Add TPL alternatives Simon Glass
2025-03-28 15:34 ` [PATCH v3 18/31] rockchip: Update rk3399 bootph-tags for VPL Simon Glass
2025-03-28 16:11 ` Jonas Karlman
2025-03-28 15:34 ` [PATCH v3 19/31] rockchip: Provide a VPL phase on rk3399 Simon Glass
2025-03-28 16:16 ` Jonas Karlman
2025-03-28 23:40 ` Simon Glass
2025-03-29 0:07 ` Tom Rini
2025-03-29 16:46 ` Jonas Karlman
2025-04-01 15:42 ` Simon Glass
2025-04-01 17:27 ` Jonas Karlman
2025-04-01 17:56 ` Simon Glass
2025-03-28 16:51 ` Peter Robinson
2025-03-28 23:41 ` Simon Glass
2025-03-28 18:35 ` Jonas Karlman
2025-03-28 15:35 ` [PATCH v3 20/31] rockchip: Add symbols for spl_reloc Simon Glass
2025-03-28 16:29 ` Jonas Karlman
2025-03-28 15:35 ` [PATCH v3 21/31] rockchip: rk3399: Adjust initial TPL-stack to match SPL Simon Glass
2025-03-28 17:28 ` Jonas Karlman
2025-03-28 15:35 ` [PATCH v3 22/31] rockchip: Allow SPL to set up SDRAM Simon Glass
2025-03-28 15:35 ` [PATCH v3 23/31] rockchip: Add a generic-ddr3 rk3399 board Simon Glass
2025-03-28 15:35 ` [PATCH v3 24/31] rockchip: Add documentation for VBE Simon Glass
2025-03-28 15:35 ` [PATCH v3 25/31] gitlab: Add an VBE board to the sjg lab Simon Glass
2025-03-28 15:35 ` [PATCH v3 26/31] rockchip: Set the skip-at-start property correctly Simon Glass
2025-03-28 15:35 ` [PATCH v3 27/31] vbe: Add a bootmeth driver for abrec Simon Glass
2025-03-28 15:35 ` [PATCH v3 28/31] rockchip: Update binman image for new skip-at-start setup Simon Glass
2025-03-28 15:35 ` [PATCH v3 29/31] RFC: Revert "bloblist: Load the bloblist from the previous loader" Simon Glass
2025-03-28 15:50 ` Raymond Mao
2025-03-28 16:13 ` Tom Rini
2025-03-28 23:38 ` Simon Glass
2025-03-28 15:35 ` [PATCH v3 30/31] rockchip: Relocate bloblist at the end of the SPL phase Simon Glass
2025-03-28 15:35 ` [PATCH v3 31/31] bloblist: Allow using a different bloblist address Simon Glass
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250328153522.3555472-2-sjg@chromium.org \
--to=sjg@chromium.org \
--cc=trini@konsulko.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox