From: Tom Rini <trini@konsulko.com>
To: Jorge Cisneros <jorge.cisneros@hpe.com>
Cc: u-boot@lists.denx.de,
Rayagonda Kokatanur <rayagonda.kokatanur@broadcom.com>,
Jean-Marie Verdun <verdun@hpe.com>,
Nick Hawkins <nick.hawkins@hpe.com>,
Casey Connolly <casey.connolly@linaro.org>,
Anshul Dalal <anshuld@ti.com>,
Tien Fong Chee <tien.fong.chee@altera.com>,
Peng Fan <peng.fan@nxp.com>,
Alif Zakuan Yuslaimi <alif.zakuan.yuslaimi@altera.com>,
Tingting Meng <tingting.meng@altera.com>,
Alice Guo <alice.guo@nxp.com>,
Quentin Schulz <quentin.schulz@cherry.de>,
Ilias Apalodimas <ilias.apalodimas@linaro.org>,
Tony Dinh <mibodhi@gmail.com>,
Marek Vasut <marek.vasut+renesas@mailbox.org>,
Stefan Roese <stefan.roese@mailbox.org>,
Svyatoslav Ryhel <clamor95@gmail.com>,
Patrice Chotard <patrice.chotard@foss.st.com>,
Mattijs Korpershoek <mkorpershoek@kernel.org>,
Shmuel Leib Melamud <smelamud@redhat.com>,
Lukasz Majewski <lukma@nabladev.com>,
Sumit Garg <sumit.garg@oss.qualcomm.com>,
Chen-Yu Tsai <wens@kernel.org>,
Justin Klaassen <justin@tidylabs.net>,
Neha Malcom Francis <n-francis@ti.com>,
Jamie Gibbons <jamie.gibbons@microchip.com>,
Leo Yu-Chi Liang <ycliang@andestech.com>,
Jerome Forissier <jerome.forissier@arm.com>,
Simon Glass <sjg@chromium.org>,
Neil Armstrong <neil.armstrong@linaro.org>, Yao Zi <me@ziyao.cc>,
Kuan-Wei Chiu <visitorckw@gmail.com>,
"Kory Maincent (TI.com)" <kory.maincent@bootlin.com>,
Raymond Mao <raymond.mao@riscstar.com>,
Philip Molloy <philip.molloy@analog.com>
Subject: Re: [PATCH 3/9] arm: dts: Add HPE GSC device tree
Date: Thu, 9 Apr 2026 10:33:41 -0600 [thread overview]
Message-ID: <20260409163341.GP41863@bill-the-cat> (raw)
In-Reply-To: <20260408-hpe-gsc-upstream-v1-3-2be1fb7cbbfc@hpe.com>
[-- Attachment #1: Type: text/plain, Size: 852 bytes --]
On Wed, Apr 08, 2026 at 07:24:15PM +0000, Jorge Cisneros wrote:
> Add device tree for the HPE GSC SoC including:
> - Dual Cortex-A35 cores with spin-table enable method
> - GICv3 interrupt controller
> - NS16550A compatible UART
> - GXP timer and SPI/I2C controllers (shared IP blocks)
> - Two Cadence GEM Ethernet MACs with SGMII PHYs
> - Synopsys DWC MSHC eMMC controller
> - GSC watchdog timer
> - Memory-mapped virtual EEPROM for VPD storage
> - Fixed clock definitions for peripheral buses
>
> Signed-off-by: Jorge Cisneros <jorge.cisneros@hpe.com>
> ---
> arch/arm/dts/hpe-gsc.dts | 146 +++++++++++++++++++++++++++++++++++++++++++++++
> 1 file changed, 146 insertions(+)
What is the status of getting this supported in the upstream kernel?
I do see dts/upstream/src/arm/hpe/hpe-gxp.dtsi for example. Thanks.
--
Tom
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
next prev parent reply other threads:[~2026-04-09 18:13 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-08 19:24 [PATCH 0/9] arm: hpe: Add HPE GSC (Gen12) BMC SoC support Jorge Cisneros
2026-04-08 19:24 ` [PATCH 1/9] arm: hpe: Rename ARCH_GXP to ARCH_HPE and add GSC SoC choice Jorge Cisneros
2026-04-09 16:33 ` Tom Rini
2026-04-08 19:24 ` [PATCH 2/9] arm: hpe: Add GSC SoC support Jorge Cisneros
2026-04-08 19:24 ` [PATCH 3/9] arm: dts: Add HPE GSC device tree Jorge Cisneros
2026-04-09 16:33 ` Tom Rini [this message]
2026-04-08 19:24 ` [PATCH 4/9] watchdog: Add HPE GSC watchdog driver Jorge Cisneros
2026-04-08 19:24 ` [PATCH 5/9] misc: Add HPE GSC memory-mapped EEPROM driver Jorge Cisneros
2026-04-08 19:24 ` [PATCH 6/9] net: macb: Add HPE GSC GEM Ethernet support Jorge Cisneros
2026-04-08 19:24 ` [PATCH 7/9] board: hpe: Add GSC board support Jorge Cisneros
2026-04-09 16:34 ` Tom Rini
2026-04-08 19:24 ` [PATCH 8/9] configs: Add gsc_defconfig for HPE GSC SoC Jorge Cisneros
2026-04-09 16:34 ` Tom Rini
2026-04-08 19:24 ` [PATCH 9/9] MAINTAINERS: Add HPE GSC files and maintainer Jorge Cisneros
2026-04-09 16:33 ` [PATCH 0/9] arm: hpe: Add HPE GSC (Gen12) BMC SoC support Tom Rini
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260409163341.GP41863@bill-the-cat \
--to=trini@konsulko.com \
--cc=alice.guo@nxp.com \
--cc=alif.zakuan.yuslaimi@altera.com \
--cc=anshuld@ti.com \
--cc=casey.connolly@linaro.org \
--cc=clamor95@gmail.com \
--cc=ilias.apalodimas@linaro.org \
--cc=jamie.gibbons@microchip.com \
--cc=jerome.forissier@arm.com \
--cc=jorge.cisneros@hpe.com \
--cc=justin@tidylabs.net \
--cc=kory.maincent@bootlin.com \
--cc=lukma@nabladev.com \
--cc=marek.vasut+renesas@mailbox.org \
--cc=me@ziyao.cc \
--cc=mibodhi@gmail.com \
--cc=mkorpershoek@kernel.org \
--cc=n-francis@ti.com \
--cc=neil.armstrong@linaro.org \
--cc=nick.hawkins@hpe.com \
--cc=patrice.chotard@foss.st.com \
--cc=peng.fan@nxp.com \
--cc=philip.molloy@analog.com \
--cc=quentin.schulz@cherry.de \
--cc=rayagonda.kokatanur@broadcom.com \
--cc=raymond.mao@riscstar.com \
--cc=sjg@chromium.org \
--cc=smelamud@redhat.com \
--cc=stefan.roese@mailbox.org \
--cc=sumit.garg@oss.qualcomm.com \
--cc=tien.fong.chee@altera.com \
--cc=tingting.meng@altera.com \
--cc=u-boot@lists.denx.de \
--cc=verdun@hpe.com \
--cc=visitorckw@gmail.com \
--cc=wens@kernel.org \
--cc=ycliang@andestech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox