From: Torsten Duwe <duwe@lst.de>
To: Neil Armstrong <neil.armstrong@linaro.org>
Cc: u-boot@lists.denx.de
Subject: Re: [PATCH v3 0/9] ARM: RPi5: Enable PCIe
Date: Thu, 21 May 2026 15:28:23 +0200 [thread overview]
Message-ID: <20260521152823.1913f2bd@lst.de> (raw)
In-Reply-To: <431cb228-c0f2-49e9-a3cf-9869fc954d1c@linaro.org>
On Mon, 18 May 2026 10:02:04 +0200
Neil Armstrong <neil.armstrong@linaro.org> wrote:
> On 5/16/26 13:39, Torsten Duwe wrote:
> > Basic PCIe support for the RPi5. This is the prerequisite for PCIe
> > slot adapters / HATs and NVMe storage. Those might require their own
> > supporting drivers or changes.
> >
> > Changes from v2:
> > - fix wrong subject prefixes
> > - make reset drivers only found on the RPi5 depend on
> > ARCH_BCM283X
> > - some patches Reviewed-by Peter Robinson
>
> It seems you completely ignored by comments and review on v2:
> https://lore.kernel.org/all/bcad697e-56f8-4256-8d24-41c5ef644ff8@linaro.org/
> https://lore.kernel.org/all/f46be233-e35e-4a42-8663-342e9913e784@linaro.org/#t
> https://lore.kernel.org/all/5ba58555-78cd-454f-9fcc-5aaec5fd4205@linaro.org/
> https://lore.kernel.org/all/0d1c9e66-62c5-491f-9fba-97f262a1153d@linaro.org/
> https://lore.kernel.org/all/fc11057b-edd2-428b-a67d-1cc22bd79492@linaro.org/
You're very well right. I kept actively checking the list for about a
week after my submission, and haven't checked again before v3,
apologies.
V4 including your feedback is coming...
Torsten
prev parent reply other threads:[~2026-05-21 13:28 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-16 11:39 [PATCH v3 0/9] ARM: RPi5: Enable PCIe Torsten Duwe
2026-05-16 11:41 ` [PATCH v3 1/9] ARM: bcm283x: Add bcm2712 PCIe memory window Torsten Duwe
2026-05-16 11:41 ` [PATCH v3 2/9] pci: brcmstb: Fix PCIe bus numbers Torsten Duwe
2026-05-16 11:41 ` [PATCH v3 3/9] pci: brcmstb: Support different variants using a cfg struct Torsten Duwe
2026-05-16 11:41 ` [PATCH v3 4/9] reset: Add RPi5 brcmstb reset facilities Torsten Duwe
2026-05-16 11:41 ` [PATCH v3 5/9] reset: Add RPi5 rescal " Torsten Duwe
2026-05-16 11:41 ` [PATCH v3 6/9] pci: brcmstb: Get and use bridge and rescal reset properties Torsten Duwe
2026-05-16 11:41 ` [PATCH v3 7/9] pci: brcmstb: Fix iBAR size calculation Torsten Duwe
2026-05-16 11:41 ` [PATCH v3 8/9] pci: brcmstb: rework iBAR handling Torsten Duwe
2026-05-16 11:41 ` [PATCH v3 9/9] pci: brcmstb: Adapt to AXI bridge Torsten Duwe
2026-05-18 8:02 ` [PATCH v3 0/9] ARM: RPi5: Enable PCIe Neil Armstrong
2026-05-20 17:43 ` Peter Robinson
2026-05-21 13:28 ` Torsten Duwe [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260521152823.1913f2bd@lst.de \
--to=duwe@lst.de \
--cc=neil.armstrong@linaro.org \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox