public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
From: 郭劲 <guojin02@tsinghua.org.cn>
To: u-boot@lists.denx.de
Subject: [U-Boot-Users] the question about u-boot for 1GB DDR-1?
Date: Tue, 20 Nov 2007 15:31:00 +0800	[thread overview]
Message-ID: <395543860.30931@tsinghua.org.cn> (raw)

I plug in 1GB DDR-1 on DIMM-184 slot, my cpu is MPC8360, the u-boot just only
visit the address from 0x00000000 to 0x10000000(256MB), it can not visit the
address above 0x10000000, could you tell me why? and how to reslove this problem?





U-Boot 1.2.0 (Nov 19 2007 - 20:55:34) MPC83XX                                 
                                                                              
CPU:   e300c1, MPC8360E, Rev: 20 at 528 MHz, CSB:  264 MHz                    
Board: Freescale MPC8360EMDS                                                  
I2C:   ready                                                                  
DRAM:                                                                         
DIMM type:                                                                    
SPD size:        128                                                          
EEPROM size:     256                                                          
Memory type:     7                                                            
Row addr:        13                                                           
Column addr:     11                                                           
# of rows:       2                                                            
Row density:     128                                                          
# of banks:      4                                                            
Data width:      64                                                           
Chip width:      8                                                            
Refresh rate:    82                                                           
CAS latencies:   18                                                           
Write latencies: 02                                                           
tRP:             60                                                           
tRCD:            60                                                           
                                                                              
                                                                              
cs0_bnds = 0x0000001f                                                         
cs0_config = 0x80000103                                                       
cs1_bnds = 0x0020003f                                                         
cs1_config = 0x80000103                                                       
DDR:bar=0x00000000                                                            
DDR:ar=0x8000001d                                                             
DDR: caslat SPD bit is 4                                                      
DDR:Module maximum data rate is: 400Mhz                                       
DDR:Effective data rate is: 266Mhz                                            
DDR:The MSB 1 of CAS Latency is: 4                                            
DDR: effective data rate is 266 MHz                                           
DDR: caslat SPD bit is 4, controller field is 0x5                             
DDR:timing_cfg_1=0x26252727                                                   
DDR:timing_cfg_2=0x00004841                                                   
                                                                              
   DDR DIMM: data bus width is 64 bit without ECC                             
DDR:sdram_mode=0x00000032                                                     
DDR: sdram_mode2 = 0x00000000                                                 
DDR:sdram_interval=0x04060100                                                 
DDR:sdram_clk_cntl=0x02000000                                                 
   DDRC ECC mode: OFF                                                         
DDR:sdram_cfg=0xc2008000                                                      
                                                                              
   SDRAM on Local Bus: 64 MB                                                  
   DDR RAM: 1024 MB                                                           
DDR test phase 1: 

             reply	other threads:[~2007-11-20  7:31 UTC|newest]

Thread overview: 3+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2007-11-20  7:31 郭劲 [this message]
2007-11-20  8:59 ` [U-Boot-Users] the question about u-boot for 1GB DDR-1? Wolfgang Denk
  -- strict thread matches above, loose matches on Subject: below --
2007-11-21  3:25 郭劲

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=395543860.30931@tsinghua.org.cn \
    --to=guojin02@tsinghua.org.cn \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox