* [U-Boot-Users] SDRAM and DRAM mapping on FADS
@ 2003-12-13 5:07 li_aaaa at tom.com
2003-12-15 4:37 ` Wolfgang Denk
0 siblings, 1 reply; 2+ messages in thread
From: li_aaaa at tom.com @ 2003-12-13 5:07 UTC (permalink / raw)
To: u-boot
Hello, I am porting u-boot 1.0 to MPC862ADS board with MPC862P processor. The user manual says the board is compatible with MPC8xxFADS for SW point of view. The board has 8M SDRAM and additional 32M EDO DRAM (or 16M) will be inserted.
According to the fads.c file, SDRAM is physically mapped at address 0 and DRAM immediately follows SDRAM, i.e. DRAM is mapped at 0x800000. So the BR2/OR2, BR3/OR3 are initialized as follows:
16 Mbyte DRAM uses only CS2:
memctl->memc_or2 = 0xff000800;
memctl->memc_br2 = 0x00800081;
32 Mbyte DRAM uses both CS3 and CS2:
memctl->memc_or3 = 0xff000800;
memctl->memc_br3 = 0x01800081;
memctl->memc_or2 = 0xff000800;
memctl->memc_br2 = 0x00800081;
With these settings, bank 2 is mapped to 0x00000000~0x00ffffff, bank 3 is mapped to 0x01800000~0x01ffffff. This is not the desired mapping. The desired mapping is: 0x00800000~(0x01800000-1) => bank2, 0x01800000~(0x02800000-1) => bank3. But I don't think we can get this mapping by setting BR/OR2 and BR3/OR3 with appropriate values. So I think DRAM should be mapped at address 0 and SDRAM follows if the DRAM size is 16MB or 32MB.
Is my understanding correct?
-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://lists.denx.de/pipermail/u-boot/attachments/20031213/a1ef0aa4/attachment.htm
^ permalink raw reply [flat|nested] 2+ messages in thread
* [U-Boot-Users] SDRAM and DRAM mapping on FADS
2003-12-13 5:07 [U-Boot-Users] SDRAM and DRAM mapping on FADS li_aaaa at tom.com
@ 2003-12-15 4:37 ` Wolfgang Denk
0 siblings, 0 replies; 2+ messages in thread
From: Wolfgang Denk @ 2003-12-15 4:37 UTC (permalink / raw)
To: u-boot
In message <3FDA9E80.000010.12071@bjapp11> you wrote:
>
> With these settings, bank 2 is mapped to 0x00000000~0x00ffffff, bank
> 3 is mapped to 0x01800000~0x01ffffff. This is not the desired
> mapping. The desired mapping is: 0x00800000~(0x01800000-1) => bank2,
So change the mapping as desired.
> 0x01800000~(0x02800000-1) => bank3. But I don't think we can get
> this mapping by setting BR/OR2 and BR3/OR3 with appropriate values.
What makes you think so?
> So I think DRAM should be mapped at address 0 and SDRAM follows if
> the DRAM size is 16MB or 32MB.
You can define any mapping you like. This is done in software, so
feel free to implrement whichever mapping makes sense.
> Is my understanding correct?
I don;t know. You did not explain why you think this or that.
> --Boundary-=_AEdPcDyxqrbEmaHUPRnUdWsXLQqh
> Content-Type: text/html; charset="gb2312"
> Content-Transfer-Encoding: 8bit
Arrrgh. Never post HTML, please.
Best regards,
Wolfgang Denk
--
Software Engineering: Embedded and Realtime Systems, Embedded Linux
Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: wd at denx.de
Objects in mirror are closer than they appear.
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2003-12-15 4:37 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2003-12-13 5:07 [U-Boot-Users] SDRAM and DRAM mapping on FADS li_aaaa at tom.com
2003-12-15 4:37 ` Wolfgang Denk
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox