From mboxrd@z Thu Jan  1 00:00:00 1970
From: Grzegorz Bernacki <gjb@semihalf.com>
Date: Wed, 16 Jan 2008 17:18:15 +0100
Subject: [U-Boot-Users] [PATCHv2] [ads5121] Set ips dividor to 1/3 of csb
	clock.
References: 12004926101388-git-send-email-gjb@semihalf.com
Message-ID: <478E2E47.8090104@semihalf.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Previous setting cause ips clock to be out of spec. This bug was found by
John Rigby from Freescale.

Signed-off-by: Grzegorz Bernacki <gjb@semihalf.com>

diff --git a/include/mpc512x.h b/include/mpc512x.h
index a06b5c6..b51cf78 100644
--- a/include/mpc512x.h
+++ b/include/mpc512x.h
@@ -185,7 +185,7 @@
 
 /* SCFR1 System Clock Frequency Register 1
  */
-#define SCFR1_IPS_DIV			0x2
+#define SCFR1_IPS_DIV			0x3
 #define SCFR1_IPS_DIV_MASK		0x03800000
 #define SCFR1_IPS_DIV_SHIFT		23
 
-- 
1.5.2.2