From mboxrd@z Thu Jan  1 00:00:00 1970
From: Shinya Kuribayashi <shinya.kuribayashi@necel.com>
Date: Fri, 15 Feb 2008 18:11:20 +0900
Subject: [U-Boot-Users] UNCACHED_SDRAM macro issue
In-Reply-To: <47B4E023.3080305@necel.com>
References: <1202893181.26414.141.camel@cartesio>	
	<47B3BBBD.7090707@necel.com>	<1202979717.29669.87.camel@cartesio>
	<47B4E023.3080305@necel.com>
Message-ID: <47B55738.9020701@necel.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Shinya Kuribayashi wrote:
>> I think that on my application the UNCACHED_SDRAM should map the address
>> on KSEG1 (how it is now) but this simply doesn't work. Instead, using
>> the PHYSADDR(a) macro... the kernel is able to start.
>>
>> I suspect that there are issues on cache management. Can be? 
> 
> IMHO it's not related to cache.

How do you set ERL and EXL bits? Please try to clear them at the
STATUS register initialization like:

 reset:
        <snip>

        /* STATUS register */
        mfc0    k0, CP0_STATUS
-       li      k1, ~ST0_IE
+       li      k1, ~(ST0_ERL | ST0_EXL | ST0_IE)
        and     k0, k1
        mtc0    k0, CP0_STATUS

ERL and EXL disable exceptions. Due to this spec, we are in danger
of overlooking something critical. If this change brings in new
exception(s), please fix the causes of them first. Hope this helps.

  Shinya