public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
* [U-Boot] [PATCH] MIPS: Add flush_dcache_range() and invalidate_dcache_range()
@ 2009-01-21 16:20 Stefan Roese
  2009-01-26 12:28 ` Shinya Kuribayashi
  0 siblings, 1 reply; 2+ messages in thread
From: Stefan Roese @ 2009-01-21 16:20 UTC (permalink / raw)
  To: u-boot

This patch adds flush_/invalidate_dcache_range() to the MIPS architecture.
Those functions are needed for the upcoming dcache support for the USB
EHCI driver. I chose this API because those cache handling functions are
already present in the PPC architecture.

Signed-off-by: Stefan Roese <sr@denx.de>
---
 cpu/mips/cpu.c   |   28 ++++++++++++++++++++++++++++
 include/common.h |    2 ++
 2 files changed, 30 insertions(+), 0 deletions(-)

diff --git a/cpu/mips/cpu.c b/cpu/mips/cpu.c
index b7180b0..d5a1604 100644
--- a/cpu/mips/cpu.c
+++ b/cpu/mips/cpu.c
@@ -65,6 +65,34 @@ void flush_cache(ulong start_addr, ulong size)
 	}
 }
 
+void flush_dcache_range(ulong start_addr, ulong stop)
+{
+	unsigned long lsize = CONFIG_SYS_CACHELINE_SIZE;
+	unsigned long addr = start_addr & ~(lsize - 1);
+	unsigned long aend = (stop - 1) & ~(lsize - 1);
+
+	while (1) {
+		cache_op(Hit_Writeback_Inv_D, addr);
+		if (addr == aend)
+			break;
+		addr += lsize;
+	}
+}
+
+void invalidate_dcache_range(ulong start_addr, ulong stop)
+{
+	unsigned long lsize = CONFIG_SYS_CACHELINE_SIZE;
+	unsigned long addr = start_addr & ~(lsize - 1);
+	unsigned long aend = (stop - 1) & ~(lsize - 1);
+
+	while (1) {
+		cache_op(Hit_Invalidate_D, addr);
+		if (addr == aend)
+			break;
+		addr += lsize;
+	}
+}
+
 void write_one_tlb(int index, u32 pagemask, u32 hi, u32 low0, u32 low1)
 {
 	write_c0_entrylo0(low0);
diff --git a/include/common.h b/include/common.h
index 18687c6..3bf60a2 100644
--- a/include/common.h
+++ b/include/common.h
@@ -597,6 +597,8 @@ ulong	video_setmem (ulong);
 
 /* lib_$(ARCH)/cache.c */
 void	flush_cache   (unsigned long, unsigned long);
+void	flush_dcache_range(unsigned long start, unsigned long stop);
+void	invalidate_dcache_range(unsigned long start, unsigned long stop);
 
 
 /* lib_$(ARCH)/ticks.S */
-- 
1.6.1

^ permalink raw reply related	[flat|nested] 2+ messages in thread

* [U-Boot] [PATCH] MIPS: Add flush_dcache_range() and invalidate_dcache_range()
  2009-01-21 16:20 [U-Boot] [PATCH] MIPS: Add flush_dcache_range() and invalidate_dcache_range() Stefan Roese
@ 2009-01-26 12:28 ` Shinya Kuribayashi
  0 siblings, 0 replies; 2+ messages in thread
From: Shinya Kuribayashi @ 2009-01-26 12:28 UTC (permalink / raw)
  To: u-boot

Stefan Roese wrote:
> This patch adds flush_/invalidate_dcache_range() to the MIPS architecture.
> Those functions are needed for the upcoming dcache support for the USB
> EHCI driver. I chose this API because those cache handling functions are
> already present in the PPC architecture.
> 
> Signed-off-by: Stefan Roese <sr@denx.de>
> ---
>  cpu/mips/cpu.c   |   28 ++++++++++++++++++++++++++++
>  include/common.h |    2 ++
>  2 files changed, 30 insertions(+), 0 deletions(-)

I'm not going to stop your work, applied.

Thanks,

  Shinya

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2009-01-26 12:28 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2009-01-21 16:20 [U-Boot] [PATCH] MIPS: Add flush_dcache_range() and invalidate_dcache_range() Stefan Roese
2009-01-26 12:28 ` Shinya Kuribayashi

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox