From mboxrd@z Thu Jan  1 00:00:00 1970
From: Timur Tabi <timur@freescale.com>
Date: Thu, 10 Sep 2009 10:22:38 -0500
Subject: [U-Boot] fsl_i2c: increase I2C timeout values and make them
	configurable
In-Reply-To: <OFA127F531.FC78FF44-ONC125762D.004BAA88-C125762D.004CC9E8@transmode.se>
References: <OF1352D3EB.F09B59F9-ONC125762C.0032A95A-C125762C.00333D4F@transmode.se>	<ed82fe3e0909090724q5b4dc622yaf0325ea4b0c24ca@mail.gmail.com>
	<OFF1E33A19.F4EB95A4-ONC125762C.004F9266-C125762C.004FEE7D@transmode.se>
	<OF50645EAC.EE2D33E5-ONC125762D.002C17DA-C125762D.002D6101@transmode.se>
	<4AA8FA18.20103@freescale.com>
	<OF65C14DE7.4464DC3C-ONC125762D.00488AFB-C125762D.00494875@transmode.se>
	<4AA8FF3F.4010105@freescale.com>
	<OFA127F531.FC78FF44-ONC125762D.004BAA88-C125762D.004CC9E8@transmode.se>
Message-ID: <4AA919BE.20602@freescale.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Joakim Tjernlund wrote:

> Come on, just because my board is somewhat broken, it doesn't mean the
> driver is correct. If I define my speed to 100KHz I get
> a DFSR of 22, way over what is allowed for my board.

Why is a value of 22 over what is allowed on the board?  I was under the impression that DFSR and FDR are just two values that work together to create a divider.  Is there something special about DFSR?



-- 
Timur Tabi
Linux kernel developer at Freescale