From mboxrd@z Thu Jan  1 00:00:00 1970
From: Felix Radensky <felix@embedded-sol.com>
Date: Tue, 29 Sep 2009 08:24:47 +0200
Subject: [U-Boot] [PATCH] ppc4xx: Merge PPC4xx DDR and DDR2 ECC handling
In-Reply-To: <200909290636.11176.sr@denx.de>
References: <1254156809-10678-1-git-send-email-sr@denx.de>
	<4AC135E3.8040302@embedded-sol.com> <200909290636.11176.sr@denx.de>
Message-ID: <4AC1A82F.2020006@embedded-sol.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi, Stefan

Stefan Roese wrote:
>> After fixing the problem manually I was able to successfully test
>> your patch on 405EXr and 460EX boards with ECC.
>>     
>
> OK, thanks.
>   

Now that sdram_memsize() is in common DDR2 code I think we can
get rid of CONFIG_SYS_MBYTES_SDRAM. What do you think ?

Also, my patch has introduced some register definitions to ppc405.h
which are not needed with your addon patch. Do you want to keep
them ?

Felix.