From mboxrd@z Thu Jan  1 00:00:00 1970
From: Tom <Tom.Rix@windriver.com>
Date: Thu, 25 Feb 2010 08:26:36 -0600
Subject: [U-Boot] [PATCH v2] OMAP3: workaround for ARM Cortex-A8 erratum
 725233
In-Reply-To: <0554BEF07D437848AF01B9C9B5F0BC5D9BCE2CFE@dlee01.ent.ti.com>
References: <1266791874-7753-1-git-send-email-siarhei.siamashka@gmail.com>
	<4B8420D5.7050909@windriver.com>
	<0554BEF07D437848AF01B9C9B5F0BC5D9BCE2CFE@dlee01.ent.ti.com>
Message-ID: <4B86889C.5090709@windriver.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Paulraj, Sandeep wrote:
>> Siarhei Siamashka wrote:
>>> 725233: PLD instructions executed with PLD data forwarding
>>> enabled can result in a processor deadlock
>>>
>>> This deadlock can happen when NEON load instructions are used together
>>> with cache preload instructions (PLD). The problematic conditions
>>> can be triggered in-the-wild by NEON optimized functions from pixman
>>> library (http://cgit.freedesktop.org/pixman), which perform dynamic
>>> adjustment of prefetch distance.
>>>
>>> The workaround disables PLD data forwarding by setting PLD_FWD bit
>>> in L2 Cache Auxiliary Control Register as recommended in ARM Cortex-A8
>>> errata list.
>>>
>>> The deadlock can only happen on r1pX revisions of Cortex-A8 (used in
>>> OMAP34xx/OMAP35xx). Performance impact of the workaround is practically
>>> non-existant.
>>>
>>> Signed-off-by: Siarhei Siamashka <siarhei.siamashka@gmail.com>
>> Thank you for the improvements on the comment.
>> Ack-ed.
> Seems important to me.
> I'm going to push it to u-boot-ti and send a pull request for the same

I saw the merge on TI so I went ahead and pulled.
Applied to ARM.
Thanks
Tom

> 
>> Tom