From mboxrd@z Thu Jan  1 00:00:00 1970
From: Timur Tabi <timur@freescale.com>
Date: Wed, 2 Mar 2011 13:46:35 -0600
Subject: [U-Boot] [u-boot-release] [PATCH 1/2] powerpc/mpc8xxx: Fix DDR3
 timing_cfg_1 and sdram_mode registers
In-Reply-To: <1299094765.9847.12.camel@oslab-l1>
References: <1299091841-14594-1-git-send-email-yorksun@freescale.com>	
	<4D6E9B0B.4080300@freescale.com>
	<1299094765.9847.12.camel@oslab-l1>
Message-ID: <4D6E9E9B.402@freescale.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

York Sun wrote:
>> > if (wrrec_mclk & 1)
>> > 	wrrec_mclk++;
>> > 
> Only 9, 11, 13, 15 need to round up.

What are all the possible values for wrrec_mclk?

-- 
Timur Tabi
Linux kernel developer at Freescale