From: Aneesh V <aneesh@ti.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [RFC] Long term ARM ISA/cpu/core code organization
Date: Wed, 07 Sep 2011 19:32:52 +0530 [thread overview]
Message-ID: <4E67798C.2010600@ti.com> (raw)
In-Reply-To: <4E660765.8000204@aribaud.net>
Hi Albert,
On Tuesday 06 September 2011 05:13 PM, Albert ARIBAUD wrote:
> (splitting this discussion between the patch question and longer term
[snip ...]
>>> To sum it up, we would have
>>>
>>> arch/arm/isa/armv5 (where ARMv5t ISA common code would reside, including
>>> cache ops)
>>>
>>> arch/arm/isa/armv5/arm926ejs (where ARM926EJ-S cpu common code would
>>> reside, including cache ops)
>>>
>>> arch/arm/isa/armv5/arm926ejs/orion5x (a personal favorite :) where
>>> Orion5x core code would reside, including cache ops)
>>>
>>> Maybe we could even make do without the .../isa/... level and put ISAs
>>> directly under ARM -- I don't think any ARM ISA will ever be named
>>> 'include' or 'lib' or 'Makefile'. :)
>>>
>>> Comments?
Here is a rather wild thought. I am not sure whether we can do such a
thing for ARM alone. Just ideating:-)
arch/arm/cpu/<isa>/<cpu>
arch/arm/soc/<soc-family>/<soc>
Reasoning:
1. SoCs in same SoC family typically share/can-share a lot of code.
2. SoCs in same SoC family need not necessarily have the same cpu.
Usually a new SoC brings in a new CPU while maintaining a lot of
peripheral IPs from the previous generation.
best regards,
Aneesh
prev parent reply other threads:[~2011-09-07 14:02 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2011-08-11 3:27 [U-Boot] [PATCH 3/3 v3] ARM: ARM926EJS - Add cache operations Hong Xu
2011-08-11 4:47 ` Marek Vasut
2011-08-15 7:08 ` Hong Xu
2011-09-02 10:22 ` Simon Guinot
2011-09-02 10:23 ` Marek Vasut
2011-09-02 11:43 ` Simon Guinot
2011-09-02 11:57 ` Marek Vasut
2011-09-05 19:45 ` Albert ARIBAUD
2011-09-05 19:50 ` Marek Vasut
2011-09-06 6:19 ` Albert ARIBAUD
2011-09-06 6:40 ` Marek Vasut
2011-09-06 11:38 ` Albert ARIBAUD
2011-09-06 14:21 ` Marek Vasut
2011-09-06 11:43 ` [U-Boot] [RFC] Long term ARM ISA/cpu/core code organization (was: [PATCH 3/3 v3] ARM: ARM926EJS - Add cache operations) Albert ARIBAUD
2011-09-06 14:21 ` Marek Vasut
2011-09-07 14:02 ` Aneesh V [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4E67798C.2010600@ti.com \
--to=aneesh@ti.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox