[U-Boot] How to resolve CRC issue in Uboot and maintain the env variables

[Stefano Babic <sbabic@denx.de>]

On 25/11/2011 14:42, Zaheer Sheriff wrote:
> Stefan,
> 
> I thought the error is generic, I never know it is processor or board
> specific error.

You are wrong. It is not the same thing to store on NAND, on CFI flash,
on I2C Eprom, on .....

> Here are the details:
> OMAPL138 EVM board u-boot version 2011.9 NOvember release.
                                          ^--- September

> modified env in da850 config file as :
> -------
> /*
> * Linux Information
> */
> #define LINUX_BOOT_PARAM_ADDR    (PHYS_SDRAM_1 + 0x100)
> #define CONFIG_CMDLINE_TAG
> #define CONFIG_SETUP_MEMORY_TAGS
> #define CONFIG_BOOTARGS        "mem=32M console=ttyS2,115200n8 noinitrd
> rw ip=10.1.5.115:10.1.5.69:10.1.5.1:255.255.255.0::eth0: root=/dev/nfs
> nfsroot=10.1.5.69:/home/targetNFS"
> #define CONFIG_BOOTCOMMAND    "if mmc rescan 0:1; then fatload mmc 0:1
> 0xc0700000 uImage; bootm c0700000; fi;"
> #define CONFIG_BOOTDELAY    3
> #define CONFIG_EXTRA_ENV_SETTINGS "ethaddr=00:08:ee:03:6a:c4\0"
> ---------------------------
> Will this extra env creates CRC error.

This is only the default environment when no environment is found. After
the first time the environment is set, it is not used again.

> 
> this is my env variable:
> 
> setenv bootcmd 'sf probe 0;sf read c0008000 40000 340000; go c0008000'

Well, the environment in da850_am18xxevm.h (I assume, you have not yet
said *exactly* which board you used as reference) starts at offset
0x40000. And it seems you put some code at this offset, else why do you
want run it...

Are you sure you are not overwriting the SPI flash ?

Best regards,
Stefano Babic


-- 
=====================================================================
DENX Software Engineering GmbH,     MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-0 Fax: +49-8142-66989-80  Email: office at denx.de
=====================================================================