From mboxrd@z Thu Jan  1 00:00:00 1970
From: Dirk Behme <dirk.behme@googlemail.com>
Date: Sat, 04 Feb 2012 09:38:56 +0100
Subject: [U-Boot] i.MX5/6 U-Boot: Cache enabling (was: Re: Skipping
 relocation RAM to RAM, esp. on i.MX6?)
In-Reply-To: <4F2BBE69.3000904@denx.de>
References: <4F2B8BD1.2030009@de.bosch.com> <4F2BA01B.5080203@denx.de>
	<4F2BB46B.6040904@de.bosch.com> <4F2BBE69.3000904@denx.de>
Message-ID: <4F2CEEA0.9080109@googlemail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de


Let's discuss how to enable the i.MX5/6 caches in U-Boot:

On 03.02.2012 12:00, Stefano Babic wrote:
> On 03/02/2012 11:18, Dirk Behme wrote:
...
>>> As your concerns are surely related to speed up the boot process, IMHO
>>> we can focus efforts to add cache support for MX5 / MX6.
>>
>> Ok, sounds good. Any idea what has to be done for this? Or what would be
>> the steps for this?
>
> As armv7 architecture, the MX can profit of the work already done for
> other SOCs. Functions for enabling / disabling / invalidate caches are
> already provided, in arch/arm/lib and arch/arm/cpu/armv7/cache_v7.c. So
> at least for MX5/MX6.
>
> But we should change MXC drivers to be cache-aware. At least the FEC
> driver and MMC driver are known to not work when dcache is on.

Marek, Troy, Fabio: What do you think is needed to make the i.MX5/6 
FEC driver cache-aware?

Jason, Stefano: And what do you think would be needed for the MMC driver?

Best regards

Dirk