From: Matthias Fuchs <matthias.fuchs@esd.eu>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH V2] mx28: fix SPL code to make USB booting work
Date: Tue, 07 Feb 2012 10:29:59 +0100 [thread overview]
Message-ID: <4F30EF17.5020000@esd.eu> (raw)
In-Reply-To: <201202061629.33462.marek.vasut@gmail.com>
On 06.02.2012 16:29, Marek Vasut wrote:
>> This patch fixes booting i.MX28 CPUs via USB download.
>> In this mode the CPU's bootrom implements a USB HID device that
>> accepts a bootstream.
>>
>> When downloading the bootstream via USB, first the SPL code is
>> received and executed. Then the u-boot image is received and
>> called.
>>
>> The USB bootmode is interrupt driven.
>>
>> This patch fixes two things:
>>
>> 1) The ARM's fast interrupt mode is disabled when the SPL code
>> has been run. So save and restore the CPSR register.
>>
>> 2) The exception vector location is set back to bootrom space to
>> make the USB interrupts work again. The SPL code needs to change this
>> option for the ram size probing.
>>
>> Signed-off-by: Matthias Fuchs <matthias.fuchs@esd.eu>
>> ---
>> changes in v2:
>> - store old SPSR on stack instead of jiggling around with some bits
>> - remove #ifndef CONFIG_SKIP_LOWLEVEL_INIT
>>
>> arch/arm/cpu/arm926ejs/mx28/start.S | 15 +++++++++++++++
>> 1 files changed, 15 insertions(+), 0 deletions(-)
>>
>> diff --git a/arch/arm/cpu/arm926ejs/mx28/start.S
>> b/arch/arm/cpu/arm926ejs/mx28/start.S index 2cd4d73..69d911b 100644
>> --- a/arch/arm/cpu/arm926ejs/mx28/start.S
>> +++ b/arch/arm/cpu/arm926ejs/mx28/start.S
>> @@ -171,6 +171,7 @@ _reset:
>> * set the cpu to SVC32 mode
>> */
>> mrs r0,cpsr
>> + push {r0}
>> bic r0,r0,#0x1f
>> orr r0,r0,#0xd3
>> msr cpsr,r0
>> @@ -185,6 +186,20 @@ _reset:
>>
>> bl board_init_ll
>>
>> + /*
>> + * restore bootrom's cpu mode (especially FIQ)
>> + */
>> + pop {r0}
>> + msr cpsr,r0
>> +
>> + /*
>> + * set exception vector location back to bootrom space.
>> + * (required by bootrom for USB boot)
>> + */
>> + mrc p15, 0, r0, c1, c0, 0
>> + orr r0, r0, #0x00002000 /* set bit 13 'V' */
>> + mcr p15, 0, r0, c1, c0, 0
>
> Maybe you can save this register too, like you did with CPSR?
Can do.
Done. Works. Patch V3 follows.
>
> Otherwise, it looks good.
>
> btw plain "push r0" doesn't work?
No.
Matthias
prev parent reply other threads:[~2012-02-07 9:29 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-02-06 14:54 [U-Boot] [PATCH V2] mx28: fix SPL code to make USB booting work Matthias Fuchs
2012-02-06 15:29 ` Marek Vasut
2012-02-07 9:29 ` Matthias Fuchs [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4F30EF17.5020000@esd.eu \
--to=matthias.fuchs@esd.eu \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox