From: Eric Nelson <eric.nelson@boundarydevices.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH V2 1/3] i.MX6: define CACHELINE_SIZE
Date: Tue, 13 Mar 2012 06:29:06 -0700 [thread overview]
Message-ID: <4F5F4BA2.4070905@boundarydevices.com> (raw)
In-Reply-To: <4F5F0333.7010801@denx.de>
On 03/13/2012 01:20 AM, Stefano Babic wrote:
> On 13/03/2012 02:08, Eric Nelson wrote:
>> On 03/04/2012 02:47 PM, Eric Nelson wrote:
>>> Signed-off-by: Eric Nelson<eric.nelson@boundarydevices.com>
>>> Acked-by: Marek Vasut<marex@denx.de>
>>>
>>> ---
>>> arch/arm/include/asm/arch-mx6/imx-regs.h | 2 ++
>>> 1 files changed, 2 insertions(+), 0 deletions(-)
>>>
>>> diff --git a/arch/arm/include/asm/arch-mx6/imx-regs.h
>>> b/arch/arm/include/asm/arch-mx6/imx-regs.h
>>> index 6a200bb..3e5c4c2 100644
>>> --- a/arch/arm/include/asm/arch-mx6/imx-regs.h
>>> +++ b/arch/arm/include/asm/arch-mx6/imx-regs.h
>>> @@ -19,6 +19,8 @@
>>> #ifndef __ASM_ARCH_MX6_IMX_REGS_H__
>>> #define __ASM_ARCH_MX6_IMX_REGS_H__
>>>
>>> +#define CONFIG_SYS_CACHELINE_SIZE 32
>>> +
>>> #define ROMCP_ARB_BASE_ADDR 0x00000000
>>> #define ROMCP_ARB_END_ADDR 0x000FFFFF
>>> #define CAAM_ARB_BASE_ADDR 0x00100000
>>
>> Hi Stefano,
>>
>> Any word on this patch?
>
> No, but the patch is at the moment not useful until the FEC driver works
> with enabled cache.
>
> Best regards,
> Stefano Babic
>
Hi Stefano,
This is used by arch/arm/include/asm/cache.h to set ARCH_DMA_MINALIGN
so any driver or subsystem that uses ALLOC_CACHE_ALIGN_BUFFER will
be affected.
On that topic, it appears that this patch to support cache in the
SD card driver was overlooked:
http://lists.denx.de/pipermail/u-boot/2012-March/119312.html
Regards,
Eric
next prev parent reply other threads:[~2012-03-13 13:29 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <http://lists.denx.de/pipermail/u-boot/2012-March/thread.html#119213>
2012-03-04 21:47 ` [U-Boot] [PATCH V2 0/3] i.MX6: Add preliminary cache support Eric Nelson
2012-03-04 21:47 ` [U-Boot] [PATCH V2 1/3] i.MX6: define CACHELINE_SIZE Eric Nelson
2012-03-13 1:08 ` Eric Nelson
2012-03-13 8:20 ` Stefano Babic
2012-03-13 13:29 ` Eric Nelson [this message]
2012-03-19 15:38 ` Stefano Babic
2012-04-01 13:28 ` Stefano Babic
2012-03-04 21:47 ` [U-Boot] [PATCH V2 2/3] i.MX6: implement enable_caches() Eric Nelson
2012-03-13 1:11 ` Eric Nelson
2012-03-19 15:39 ` Stefano Babic
2012-04-01 13:29 ` Stefano Babic
2012-03-04 21:47 ` [U-Boot] [PATCH V2 3/3] i.MX6: mx6qsabrelite: add cache commands if cache is enabled Eric Nelson
2012-03-13 1:14 ` Eric Nelson
2012-03-19 15:40 ` Stefano Babic
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4F5F4BA2.4070905@boundarydevices.com \
--to=eric.nelson@boundarydevices.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox