From mboxrd@z Thu Jan  1 00:00:00 1970
From: Stefano Babic <sbabic@denx.de>
Date: Sat, 01 Sep 2012 09:10:10 +0200
Subject: [U-Boot] [PATCH] MX28: SPI: Fix CTRL0 not being written at end
 of DMA transfer
In-Reply-To: <201209010331.15889.marex@denx.de>
References: <1346273254-24326-1-git-send-email-marex@denx.de>
	<201209010331.15889.marex@denx.de>
Message-ID: <5041B4D2.4080805@denx.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 01/09/2012 03:31, Marek Vasut wrote:
>> The final DMA descriptor doesn't properly write CTRL0 register
>> during the DMA transfer. Properly write CTRL0 to make sure the
>> transmission is complete.
>>
>> Signed-off-by: Marek Vasut <marex@denx.de>
>> Cc: Fabio Estevam <festevam@gmail.com>
>> Cc: Otavio Salvador <otavio@ossystems.com.br>
>> Cc: Stefano Babic <sbabic@denx.de>
> 
> !!
> 
> Please discard
> 

Done !

Stefano


-- 
=====================================================================
DENX Software Engineering GmbH,     MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic at denx.de
=====================================================================