[U-Boot] [PATCH V4] i.MX6: mx6qsabrelite: Add splash screen support

[Stefano Babic <sbabic@denx.de>]

On 22/09/2012 00:53, Eric Nelson wrote:
> Adds support for two LVDS panels and one RGB panel to the SABRE-Lite
> board:
>      Hannstar-XGA	- 1024 x 768 LVDS (Freescale part number MCIMX-LVDS1)
>      wsvga-lvds		- 1024 x 600 LVDS (Boundary p/n Nit6X_1024x600)
>      wvga-rgb		- 800 x 480 RGB (Boundary p/n Nit6X_800x480)
> 
> Auto-detects panel by probing the I2C touch controller of each.
> 
> Setting 'panel' environment variable to one of the names above will override
> auto-detection.
> 
> Signed-off-by: Eric Nelson <eric.nelson@boundarydevices.com>
> ---


>  board/freescale/mx6qsabrelite/mx6qsabrelite.c |  245 ++++++++++++++++++++++++-
>  drivers/video/ipu_common.c                    |    2 +-
>  include/configs/mx6qsabrelite.h               |   15 ++-
>  3 files changed, 259 insertions(+), 3 deletions(-)

Between V3 and V4 you changed also ipu_common.c, and that change does
not apply.

>         /* address of boot parameters */
> diff --git a/drivers/video/ipu_common.c b/drivers/video/ipu_common.c
> index cc8f881..5f0a1a8 100644
> --- a/drivers/video/ipu_common.c
> +++ b/drivers/video/ipu_common.c
> @@ -218,7 +218,7 @@ static struct clk ipu_clk = {
>  #else
>  	.enable_reg = (u32 *)(CCM_BASE_ADDR +
>  		offsetof(struct mxc_ccm_reg, CCGR3)),
> -	.enable_shift = MXC_CCM_CCGR3_IPU1_IPU_DI0_OFFSET,
> +	.enable_shift = MXC_CCM_CCGR3_IPU1_IPU_MASK,

But in ipu_common.c:

        .enable_reg = (u32 *)(CCM_BASE_ADDR +
                offsetof(struct mxc_ccm_reg, CCGR5)),
        .enable_shift = MXC_CCM_CCGR5_CG5_OFFSET,

I do not see another patch changing that. Am I missing something ?

Best regards,
Stefano

-- 
=====================================================================
DENX Software Engineering GmbH,     MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic at denx.de
=====================================================================