From mboxrd@z Thu Jan  1 00:00:00 1970
From: York Sun <yorksun@freescale.com>
Date: Fri, 27 Sep 2013 10:53:29 -0700
Subject: [U-Boot] [PATCH] powerpc/mpc85xx:Make L2 cache type independent
	of CHASSIS2
In-Reply-To: <1377762038-20300-1-git-send-email-prabhakar@freescale.com>
References: <1377762038-20300-1-git-send-email-prabhakar@freescale.com>
Message-ID: <5245C619.4000308@freescale.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 08/29/2013 12:40 AM, Prabhakar Kushwaha wrote:
>  CHASSIS2 architecture never defines type of L2 cache present in SoC.
>  it is dependent upon the core present in the SoC.
>  for example,
>     - e6500 core has L2 cluster (Kibo)
>     - e5500 core has Backside L2 Cache
> 
> Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
> ---

Applied to u-boot-mpc85xx/next, pending merging to u-boot-mpc85xx/master
branch.

York