public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
* [U-Boot] [PATCH] powerpc/mpc85xx: SECURE BOOT- corrected CSPR settings for BSC9132QDS NAND
@ 2014-05-13  8:26 Aneesh Bansal
  0 siblings, 0 replies; 3+ messages in thread
From: Aneesh Bansal @ 2014-05-13  8:26 UTC (permalink / raw)
  To: u-boot

In case of NAND boot, CSPR0 is configured as NAND and CSPR1
is configured as NOR.

Signed-off-by: Aneesh Bansal <aneesh.bansal@freescale.com>
---
 include/configs/BSC9132QDS.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/include/configs/BSC9132QDS.h b/include/configs/BSC9132QDS.h
index e76a04b..7bb5d33 100644
--- a/include/configs/BSC9132QDS.h
+++ b/include/configs/BSC9132QDS.h
@@ -360,7 +360,7 @@ combinations. this should be removed later
 #endif
 
 /* Set up IFC registers for boot location NOR/NAND */
-#if defined(CONFIG_NAND)
+#if defined(CONFIG_NAND) || defined(CONFIG_NAND_SECBOOT)
 #define CONFIG_SYS_CSPR0		CONFIG_SYS_NAND_CSPR
 #define CONFIG_SYS_AMASK0		CONFIG_SYS_NAND_AMASK
 #define CONFIG_SYS_CSOR0		CONFIG_SYS_NAND_CSOR
-- 
1.8.1.4

^ permalink raw reply related	[flat|nested] 3+ messages in thread

* [U-Boot] [PATCH] powerpc/mpc85xx: SECURE BOOT- corrected CSPR settings for BSC9132QDS NAND
@ 2014-05-14  6:15 Aneesh Bansal
  2014-05-20 15:39 ` York Sun
  0 siblings, 1 reply; 3+ messages in thread
From: Aneesh Bansal @ 2014-05-14  6:15 UTC (permalink / raw)
  To: u-boot

In case of secure boot from NAND, CSPR and FTIM settings are
same as non-secure NAND boot. CSPR0 is configured as NAND and
CSPR1 is configured as NOR.

Signed-off-by: Aneesh Bansal <aneesh.bansal@freescale.com>
---
 include/configs/BSC9132QDS.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/include/configs/BSC9132QDS.h b/include/configs/BSC9132QDS.h
index 37e8725..2234874 100644
--- a/include/configs/BSC9132QDS.h
+++ b/include/configs/BSC9132QDS.h
@@ -361,7 +361,7 @@ combinations. this should be removed later
 #endif
 
 /* Set up IFC registers for boot location NOR/NAND */
-#if defined(CONFIG_NAND)
+#if defined(CONFIG_NAND) || defined(CONFIG_NAND_SECBOOT)
 #define CONFIG_SYS_CSPR0		CONFIG_SYS_NAND_CSPR
 #define CONFIG_SYS_AMASK0		CONFIG_SYS_NAND_AMASK
 #define CONFIG_SYS_CSOR0		CONFIG_SYS_NAND_CSOR
-- 
1.8.1.4

^ permalink raw reply related	[flat|nested] 3+ messages in thread

* [U-Boot] [PATCH] powerpc/mpc85xx: SECURE BOOT- corrected CSPR settings for BSC9132QDS NAND
  2014-05-14  6:15 [U-Boot] [PATCH] powerpc/mpc85xx: SECURE BOOT- corrected CSPR settings for BSC9132QDS NAND Aneesh Bansal
@ 2014-05-20 15:39 ` York Sun
  0 siblings, 0 replies; 3+ messages in thread
From: York Sun @ 2014-05-20 15:39 UTC (permalink / raw)
  To: u-boot

On 05/13/2014 11:15 PM, Aneesh Bansal wrote:
> In case of secure boot from NAND, CSPR and FTIM settings are
> same as non-secure NAND boot. CSPR0 is configured as NAND and
> CSPR1 is configured as NOR.
> 
> Signed-off-by: Aneesh Bansal <aneesh.bansal@freescale.com>
> ---


Applied to u-boot-mpc85xx/master.

York

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2014-05-20 15:39 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2014-05-14  6:15 [U-Boot] [PATCH] powerpc/mpc85xx: SECURE BOOT- corrected CSPR settings for BSC9132QDS NAND Aneesh Bansal
2014-05-20 15:39 ` York Sun
  -- strict thread matches above, loose matches on Subject: below --
2014-05-13  8:26 Aneesh Bansal

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox