From mboxrd@z Thu Jan  1 00:00:00 1970
From: Minkyu Kang <mk7.kang@samsung.com>
Date: Wed, 18 Jun 2014 19:57:01 +0900
Subject: [U-Boot] [PATCH v2 0/4] Exynos5: Update dmc init
In-Reply-To: <1401111768-9041-1-git-send-email-akshay.s@samsung.com>
References: <1401111768-9041-1-git-send-email-akshay.s@samsung.com>
Message-ID: <53A1707D.1050208@samsung.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 26/05/14 22:42, Akshay Saraswat wrote:
> This patch series intends to add few changes with respect to
> ddr3 init function definition and read leveling.
> 
> Changes since v1:
> 	- Added "Acked-by" in patches 1/4, 2/4 and 3/4.
> 	- Removing only "mem_iv_size" argument now in patch 1/4.
> 	- Modified commit-msg for patch 4/4.
> 	- Fixed few nits in patch 4/4.
> 
> Akshay Saraswat (3):
>   Exynos5: DMC: Modify the definition of ddr3_mem_ctrl_init
>   Exynos5420: Remove code for enabling read leveling
>   Exynos5420: DMC: Add software read leveling
> 
> Doug Anderson (1):
>   DMC: exynos5420: Gate CLKM to when reading PHY_CON13
> 
>  arch/arm/cpu/armv7/exynos/dmc_common.c    |    2 +-
>  arch/arm/cpu/armv7/exynos/dmc_init_ddr3.c |  369 ++++++++++++++++++++++-------
>  arch/arm/cpu/armv7/exynos/exynos5_setup.h |   14 +-
>  arch/arm/include/asm/arch-exynos/dmc.h    |    3 +
>  arch/arm/include/asm/arch-exynos/power.h  |    4 +-
>  5 files changed, 297 insertions(+), 95 deletions(-)
> 

applied to u-boot-samsung.

Thanks,
Minkyu Kang.