public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
From: Diana Craciun <diana.craciun@freescale.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 0/4] Add LS1021A-QDS/TWR Non-secure and HYP support.
Date: Fri, 4 Jul 2014 14:39:34 +0300	[thread overview]
Message-ID: <53B69276.5000909@freescale.com> (raw)
In-Reply-To: <128388bd235241899c7cadc2a2c510db@BY2PR03MB505.namprd03.prod.outlook.com>

On 07/04/2014 04:31 AM, Xiubo Li-B47053 wrote:
>>> This patch series depends on the following patch:
>>>
>>> [U-Boot,v4,03/10] ARM: non-sec: reset CNTVOFF to zero
>>>
>>> Before switching to non-secure, make sure that CNTVOFF is set
>>> to zero on all CPUs. Otherwise, kernel running in non-secure
>>> without HYP enabled (hence using virtual timers) may observe
>> But we have HYP enabled. In this case why are the series dependent on
>> this patch?
>>
> Well, if the HYP is enabled, the host OS will use the Physical timer,
> and these CNTVOFFs could be cleared in kernel too.
>
> When and where to clear them is better ? In uboot or in kernel when needed?

If HYP mode is available CNTVOFF is cleared in Linux. What I am trying 
to say is that it will work also without the patch you mentioned.

Diana

  reply	other threads:[~2014-07-04 11:39 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-07-03  9:51 [U-Boot] [PATCH 0/4] Add LS1021A-QDS/TWR Non-secure and HYP support Xiubo Li
2014-07-03  9:51 ` [U-Boot] [PATCH 1/4] ARM: fix the ARCH Timer frequency setting Xiubo Li
2014-07-03 11:23   ` Diana Craciun
2014-07-04  1:43     ` Li.Xiubo at freescale.com
2014-07-04  9:45       ` Diana Craciun
2014-07-03  9:51 ` [U-Boot] [PATCH 2/4] ARM: add the pen address byte reverting support Xiubo Li
2014-07-03  9:51 ` [U-Boot] [PATCH 3/4] ARM: LS1021A: enable ARMv7 virt support for LS1021A A7 Xiubo Li
2014-07-03 11:43   ` Diana Craciun
2014-07-04  1:48     ` Li.Xiubo at freescale.com
2014-07-04 11:35       ` Diana Craciun
2014-07-07  1:56         ` Li.Xiubo at freescale.com
2014-07-03  9:51 ` [U-Boot] [PATCH 4/4] ARM: LS1021A: to allow non-secure R/W access for all devices' mapped region Xiubo Li
2014-07-03 11:58   ` Diana Craciun
2014-07-04  1:49     ` Li.Xiubo at freescale.com
2014-07-03 11:14 ` [U-Boot] [PATCH 0/4] Add LS1021A-QDS/TWR Non-secure and HYP support Diana Craciun
2014-07-04  1:31   ` Li.Xiubo at freescale.com
2014-07-04 11:39     ` Diana Craciun [this message]
2014-07-07  3:46       ` Li.Xiubo at freescale.com

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=53B69276.5000909@freescale.com \
    --to=diana.craciun@freescale.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox