From: Hans de Goede <hdegoede@redhat.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 00/14] sunxi: Allwinner A10/A13/A20 DRAM controller fixes
Date: Sat, 19 Jul 2014 12:59:42 +0200 [thread overview]
Message-ID: <53CA4F9E.4040103@redhat.com> (raw)
In-Reply-To: <1405700585-13546-1-git-send-email-siarhei.siamashka@gmail.com>
Hi,
On 07/18/2014 06:22 PM, Siarhei Siamashka wrote:
> Hello,
>
> First of all, it may be worth reminding that no accurate documentation
> for this particular DRAM controller exists in public access.
>
> However it is suspected that Allwinner uses one of the revisions of
> Synopsys DesignWare DDR2/3-Lite Memory Controller IP (MCTL) combined
> with DDR2/3-Lite PHY IP in A10/A13/A20. Also this DRAM controller
> apparently has siblings in Rockchip RK29XX, RK30XX and TI KeyStone2
> hardware, which have some documentation and some bits of kernel and
> bootloader sources available in the Internet. Not to mention the
> original Allwinner boot0 bootloader sources and the suspend support
> code from the linux-sunxi kernel. This provides enough hints for
> finding out how the DRAM controller actually works by checking
> various bits of information via the trial and error method.
>
> In other words, a few people from the linux-sunxi community (me included)
> are essentially doing reverse engineering of the DRAM controller and using
> the linux-sunxi wiki to document all the findings:
> http://linux-sunxi.org/DRAM_Controller
>
> If Allwinner Technology, Synopsys DesignWare or anyone else can share
> real documentation or at least provide some hints or review the code,
> that would be really appreciated.
>
> Nevertheless, here is a patch set, which tries to improve the current
> u-boot sunxi dram code in the following way:
> * remove the convoluted dead code paths, which have no real use
> * fix obvious bugs and timing violations
> * add real ZQ calibration and ODT support for better reliability
> and higher clock speed potential
> * remove duplication and share code between sun4i/sun5i/sun7i
> * add more configuration knobs (such as MBUS clock frequency)
> * optional support for automatic detection of the bus width and
> chip density
>
> This patch set only modifies the dram.c and dram.h source files and
> applies cleanly to u-boot v2014.07 (but is intended for v2014.10).
> The patch set is organized in such a way, that we first fix bugs in
> the current sun7i implementation, and only after that add the missing
> sun4i/sun5i support bits. As such, it clashes with the dram parts
> of the sun4i/sun5i support patches, earlier submitted by Hans de Goede.
First of all, many many thanks for working on this!
Unfortunately the wheels of progress have been moving on though.
Ian Campbell and I now maintain a u-boot custodian tree for allwinner
related patches, and we (mostly Ian) have already prepared a set of
patches to get merged for v2014.10 as soon as the window opens, and
that includes sun4i and sun5i support. You can find this tree here:
http://git.denx.de/?p=u-boot/u-boot-sunxi.git;a=summary
I really don't want to go and roll-back changes already there so
that we can add your patch-set. Therefor I've to ask you, can you please
rebase your set on top of this tree?
I understand this may be non trivial and thus may require some extra
work from you side, and I'm sorry about that.
Once you've posted a new rebased version I or Ian will review it and get
it into the above tree for merging upstream.
Regards,
Hans
next prev parent reply other threads:[~2014-07-19 10:59 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-07-18 16:22 [U-Boot] [PATCH 00/14] sunxi: Allwinner A10/A13/A20 DRAM controller fixes Siarhei Siamashka
2014-07-18 16:22 ` [U-Boot] [PATCH 01/14] sunxi: dram: Remove useless 'dramc_scan_dll_para()' function Siarhei Siamashka
2014-07-21 18:42 ` Ian Campbell
2014-07-18 16:22 ` [U-Boot] [PATCH 02/14] sunxi: dram: Remove broken super-standby remnants Siarhei Siamashka
2014-07-21 18:45 ` Ian Campbell
2014-07-18 16:22 ` [U-Boot] [PATCH 03/14] sunxi: dram: Respect the DDR3 reset timing requirements Siarhei Siamashka
2014-07-21 18:46 ` Ian Campbell
2014-07-18 16:22 ` [U-Boot] [PATCH 04/14] sunxi: dram: Code cleanup and comments for the CKE delay handling Siarhei Siamashka
2014-07-21 18:51 ` Ian Campbell
2014-07-25 1:41 ` Siarhei Siamashka
2014-07-25 7:27 ` Ian Campbell
2014-07-18 16:22 ` [U-Boot] [PATCH 05/14] sunxi: dram: Code cleanup for the impedance calibration Siarhei Siamashka
2014-07-21 19:20 ` Ian Campbell
2014-07-25 3:44 ` [U-Boot] [linux-sunxi] " Siarhei Siamashka
2014-07-25 7:30 ` Ian Campbell
2014-07-18 16:22 ` [U-Boot] [PATCH 06/14] sunxi: dram: Configurable MBUS clock speed (use PLL5 or PLL6) Siarhei Siamashka
2014-07-21 19:31 ` Ian Campbell
2014-07-25 4:00 ` Siarhei Siamashka
2014-07-25 7:31 ` Ian Campbell
2014-07-18 16:22 ` [U-Boot] [PATCH 07/14] sunxi: dram: Use divisor P=1 for PLL5 Siarhei Siamashka
2014-07-21 19:35 ` Ian Campbell
2014-07-18 16:22 ` [U-Boot] [PATCH 08/14] sunxi: dram: Improve DQS gate data training error handling Siarhei Siamashka
2014-07-21 19:36 ` Ian Campbell
2014-07-18 16:23 ` [U-Boot] [PATCH 09/14] sunxi: dram: Add a helper function 'mctl_get_number_of_lanes' Siarhei Siamashka
2014-07-21 19:41 ` Ian Campbell
2014-07-25 4:26 ` Siarhei Siamashka
2014-07-25 7:33 ` Ian Campbell
2014-07-18 16:23 ` [U-Boot] [PATCH 10/14] sunxi: dram: Configurable DQS gating window mode and delay Siarhei Siamashka
2014-07-18 16:23 ` [U-Boot] [PATCH 11/14] sunxi: dram: Support sun4i (Allwinner A10) and sun5i (Allwinner A13) Siarhei Siamashka
2014-07-21 19:49 ` Ian Campbell
2014-07-18 16:23 ` [U-Boot] [PATCH 12/14] sunxi: dram: Drop DDR2 support and assume only single rank DDR3 memory Siarhei Siamashka
2014-07-21 19:51 ` Ian Campbell
2014-07-25 4:36 ` Siarhei Siamashka
2014-07-18 16:23 ` [U-Boot] [PATCH 13/14] sunxi: dram: Derive write recovery delay from DRAM clock speed Siarhei Siamashka
2014-07-21 19:52 ` Ian Campbell
2014-07-18 16:23 ` [U-Boot] [PATCH 14/14] sunxi: dram: Autodetect DDR3 bus width and density Siarhei Siamashka
2014-07-21 19:54 ` Ian Campbell
2014-07-19 10:59 ` Hans de Goede [this message]
2014-07-21 19:58 ` [U-Boot] [PATCH 00/14] sunxi: Allwinner A10/A13/A20 DRAM controller fixes Ian Campbell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=53CA4F9E.4040103@redhat.com \
--to=hdegoede@redhat.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox