From mboxrd@z Thu Jan  1 00:00:00 1970
From: Stefan Roese <sr@denx.de>
Date: Tue, 23 Sep 2014 12:50:46 +0200
Subject: [U-Boot] [WIP PATCH 0/2] arm: socfpga: Add Cadence QSPI support
In-Reply-To: <1411467619.2065.2.camel@clsee-VirtualBox.altera.com>
References: <1411396109-20444-1-git-send-email-sr@denx.de>
	<1411467619.2065.2.camel@clsee-VirtualBox.altera.com>
Message-ID: <54215086.7060406@denx.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Chin Liang,

On 23.09.2014 12:20, Chin Liang See wrote:
>> Perhaps somebody from Altera with deeper Cadence SPI controller knowledge
>> can take a quick look at this. Could be a pretty obvious mistake that I
>> made while copying / porting the code. Or something else thats simply
>> missing.
>>
>> Any hints are really appretiated!
>>
>
> Dear Stefan,
>
> I can help to take a look as I was trying to upstream this code
> previously. But it was later on hold as the SPI driver / framework is
> under going some revamp. Hopefully I have some bandwidth tomorrow to
> start looking into Marek and your patches.

Thanks! That would be great. I'll continue a bit this afternoon with 
this task as its a bit pressing right now. I'll let you know if I find 
the problem.

Thanks,
Stefan