From mboxrd@z Thu Jan  1 00:00:00 1970
From: York Sun <yorksun@freescale.com>
Date: Thu, 11 Dec 2014 11:00:58 -0800
Subject: [U-Boot] [PATCH] ls1021aqds: set the default I2C channel before
	DDR init
In-Reply-To: <1415242319-19815-1-git-send-email-b18965@freescale.com>
References: <1415242319-19815-1-git-send-email-b18965@freescale.com>
Message-ID: <5489E9EA.7030307@freescale.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 11/05/2014 06:51 PM, Alison Wang wrote:
> From: Chenhui Zhao <chenhui.zhao@freescale.com>
> 
> When resuming from deep sleep, the I2C channel may not be
> in the default channel. So, switch to the default channel
> before accessing DDR SPD.
> 
> Signed-off-by: Chenhui Zhao <chenhui.zhao@freescale.com>
> ---

Applied to u-boot-fsl-qoriq master, awaiting upstream.

York