From mboxrd@z Thu Jan  1 00:00:00 1970
From: Dinh Nguyen <dinguyen@opensource.altera.com>
Date: Sun, 18 Jan 2015 00:11:04 -0600
Subject: [U-Boot] [PATCH 03/12] arm: socfpga: Sync Cyclone V DK PLL
	configuration
In-Reply-To: <1420053301-10023-4-git-send-email-marex@denx.de>
References: <1420053301-10023-1-git-send-email-marex@denx.de>
	<1420053301-10023-4-git-send-email-marex@denx.de>
Message-ID: <54BB4E78.70806@opensource.altera.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de



On 12/31/14 1:14 PM, Marek Vasut wrote:
> Sync SoCFPGA Cyclone V development kit pinmux configuration with
> Rocketboard U-Boot v2013.01.01-114-g9381569 (ACDS14.1_REL_GSRD_PR).
> 
> NOTE: This change is useless until we get proper SPL support, at
>       which point this will likely need further rework.
> 
> Signed-off-by: Marek Vasut <marex@denx.de>
> Cc: Chin Liang See <clsee@opensource.altera.com>
> Cc: Dinh Nguyen <dinguyen@opensource.altera.com>
> Cc: Pavel Machek <pavel@denx.de>
> Cc: Stefan Roese <sr@denx.de>
> Cc: Vince Bridgers <vbridger@opensource.altera.com>
> ---
>  board/altera/socfpga/pll_config.h | 34 +++++++++++-----------------------
>  1 file changed, 11 insertions(+), 23 deletions(-)
> 

Acked-by: Dinh Nguyen <dinguyen@opensource.altera.com>