From: Stefano Babic <sbabic@denx.de>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v3 1/3] ARM: mx6: Fix errata workarounds for i.MX6
Date: Wed, 08 Apr 2015 11:04:42 +0200 [thread overview]
Message-ID: <5524EF2A.7030102@denx.de> (raw)
In-Reply-To: <552317D1.5010602@boundarydevices.com>
Hi Troy, Nitin,
On 07/04/2015 01:33, Troy Kisky wrote:
> On 4/6/2015 12:01 PM, nitin.garg at freescale.com wrote:
>> From: Nitin Garg <nitin.garg@freescale.com>
>>
>> Since MX6 is Cortex-A9 r2p10, enable ARM errata
>> 751472, 794072, 761320 only applied to the
>> following configuration:
>>
>> This erratum affects configurations with either:
>> - One processor if the ACP is present
>> - Two or more processors
>>
>> i.MX6 family does not have the ACP and thus only the MPCore
>> system will be impacted, which are the i.MX6DQ, i.MX6DL.
>>
>> Signed-off-by: Nitin Garg <nitin.garg@freescale.com>
>> ---
>>
>> Changes in v3:
>> Split the patch as suggested by Fabio.
>>
>> Changes in v2: None
>>
>> include/configs/mx6_common.h | 3 +++
>> 1 file changed, 3 insertions(+)
>>
>> diff --git a/include/configs/mx6_common.h b/include/configs/mx6_common.h
>> index e0528ce..e22336e 100644
>> --- a/include/configs/mx6_common.h
>> +++ b/include/configs/mx6_common.h
>> @@ -18,9 +18,12 @@
>> #define __MX6_COMMON_H
>>
>> #define CONFIG_ARM_ERRATA_743622
>> +#if (defined(CONFIG_MX6Q) || defined(CONFIG_MX6DL) ||\
>> +defined(CONFIG_MX6QDL)) && !defined(CONFIG_MX6S)
>> #define CONFIG_ARM_ERRATA_751472
>> #define CONFIG_ARM_ERRATA_794072
>> #define CONFIG_ARM_ERRATA_761320
>> +#endif
>
>
>
> We definitely want to allow 1 binary for CONFIG_MX6DL/ CONFIG_MX6S
>
> so perhaps this needs to be a runtime check ?
>
Indeed. If static options seem to work with most of SOC, this forbids
having single binary for MX6. We should use some "quirk" as in kernel to
provide SOC specific fixes.
I see that there is already a similar case for cp15, and there is a
_weak function for it:
void __weak v7_arch_cp15_set_acr(u32,..
and SOC can have there specialties there. Maybe you can add the fix as
weak function in ARM code, and then in arch/arm/cpu/armv7/mx6/soc.c you
can do the runtime check.
Best regards,
Stefano Babics
--
=====================================================================
DENX Software Engineering GmbH, Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic at denx.de
=====================================================================
prev parent reply other threads:[~2015-04-08 9:04 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-04-06 19:01 [U-Boot] [PATCH v3 1/3] ARM: mx6: Fix errata workarounds for i.MX6 nitin.garg at freescale.com
2015-04-06 19:01 ` [U-Boot] [PATCH v3 2/3] ARM: Add workaround for Cortex-A9 errata 845369 nitin.garg at freescale.com
2015-04-06 19:01 ` [U-Boot] [PATCH v3 3/3] ARM: mx6: Enable ARM errata workaround for 845369 nitin.garg at freescale.com
2015-04-06 23:33 ` [U-Boot] [PATCH v3 1/3] ARM: mx6: Fix errata workarounds for i.MX6 Troy Kisky
2015-04-08 9:04 ` Stefano Babic [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5524EF2A.7030102@denx.de \
--to=sbabic@denx.de \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox