From: Jan Kiszka <jan.kiszka@siemens.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v5 00/14] Add PSCI support for Jetson TK1/Tegra124 + CNTFRQ fix
Date: Fri, 10 Apr 2015 12:19:39 +0200 [thread overview]
Message-ID: <5527A3BB.70909@siemens.com> (raw)
In-Reply-To: <20150410095437.GA23458@ulmo.nvidia.com>
On 2015-04-10 11:54, Thierry Reding wrote:
> On Fri, Apr 10, 2015 at 09:07:13AM +0200, Jan Kiszka wrote:
>> On 2015-04-10 08:59, Thierry Reding wrote:
>>> On Wed, Apr 08, 2015 at 10:37:40AM +0200, Jan Kiszka wrote:
>>>> On 2015-03-19 16:02, Thierry Reding wrote:
>>>>> On Mon, Mar 09, 2015 at 08:00:10AM +0100, Jan Kiszka wrote:
>>>>>> Changes in v4:
>>>>>> - rebased over master
>>>>>> - implemented psci_get_cpu_id as weak function
>>>>>> - implemented psci_disable/enable_smp as weak functions
>>>>>> - adjusted register interface of psci_get_cpu_stack_top
>>>>>>
>>>>>> This version (+ the non-cached memory init fix) can also be found at
>>>>>> https://github.com/siemens/u-boot/tree/jetson-tk1-v5.
>>>>>>
>>>>>> Jan
>>>>>>
>>>>>> CC: Ian Campbell <ijc@hellion.org.uk>
>>>>>> CC: Marc Zyngier <marc.zyngier@arm.com>
>>>>>>
>>>>>> Ian Campbell (3):
>>>>>> tegra124: Add more registers to struct mc_ctlr
>>>>>> jetson-tk1: Add PSCI configuration options and reserve secure code
>>>>>> tegra124: Reserve secure RAM using MC_SECURITY_CFG{0, 1}_0
>>>>>>
>>>>>> Jan Kiszka (11):
>>>>>> sun7i: Remove duplicate call to psci_arch_init
>>>>>> ARM: Factor out common psci_get_cpu_id
>>>>>> ARM: Factor out reusable psci_cpu_off_common
>>>>>> ARM: Factor out reusable psci_cpu_entry
>>>>>> ARM: Factor out reusable psci_get_cpu_stack_top
>>>>>> ARM: Put target PC for PSCI CPU_ON on per-CPU stack
>>>>>> virt-dt: Allow reservation of secure region when in a RAM carveout
>>>>>> tegra: Make tegra_powergate_power_on public
>>>>>> tegra: Add ap_pm_init hook
>>>>>> tegra124: Add PSCI support for Tegra124
>>>>>> tegra: Set CNTFRQ for secondary CPUs
>>>>>>
>>>>>> arch/arm/cpu/armv7/psci.S | 121 ++++++++++++++++++++++++++++
>>>>>> arch/arm/cpu/armv7/sunxi/psci.S | 112 ++++---------------------
>>>>>> arch/arm/cpu/armv7/virt-dt.c | 29 +++++++
>>>>>> arch/arm/cpu/armv7/virt-v7.c | 5 ++
>>>>>> arch/arm/include/asm/arch-tegra/ap.h | 5 ++
>>>>>> arch/arm/include/asm/arch-tegra/powergate.h | 1 +
>>>>>> arch/arm/include/asm/arch-tegra124/flow.h | 6 ++
>>>>>> arch/arm/include/asm/arch-tegra124/mc.h | 35 +++++++-
>>>>>> arch/arm/include/asm/armv7.h | 1 +
>>>>>> arch/arm/include/asm/system.h | 1 +
>>>>>> arch/arm/lib/bootm-fdt.c | 5 ++
>>>>>> arch/arm/mach-tegra/Makefile | 4 +
>>>>>> arch/arm/mach-tegra/ap.c | 15 ++++
>>>>>> arch/arm/mach-tegra/powergate.c | 2 +-
>>>>>> arch/arm/mach-tegra/psci.S | 114 ++++++++++++++++++++++++++
>>>>>> arch/arm/mach-tegra/tegra124/Kconfig | 2 +
>>>>>> arch/arm/mach-tegra/tegra124/Makefile | 4 +
>>>>>> arch/arm/mach-tegra/tegra124/ap.c | 55 +++++++++++++
>>>>>> board/nvidia/common/board.c | 4 +
>>>>>> include/configs/jetson-tk1.h | 5 ++
>>>>>> 20 files changed, 428 insertions(+), 98 deletions(-)
>>>>>> create mode 100644 arch/arm/mach-tegra/psci.S
>>>>>> create mode 100644 arch/arm/mach-tegra/tegra124/ap.c
>>>>>
>>>>> For the series:
>>>>>
>>>>> Reviewed-by: Thierry Reding <treding@nvidia.com>
>>>>> Tested-by: Thierry Reding <treding@nvidia.com>
>>>>
>>>> Thanks for all feedback - what's next? Anything missing? Should I rebase
>>>> (didn't check yet if that is necessary) and resend?
>>>
>>> One of the things that I'm unsure about is that we need a couple of
>>> patches in the kernel to keep systems working with these U-Boot patches
>>> applied. The cpuidle driver needs to be disabled if PSCI is enabled (I
>>> have a patch to do that). And there are a couple of other things that
>>> U-Boot needs to do before switching to non-secure mode (enabling the
>>> SMMU because that can't be done in non-secure mode).
>>>
>>> So unconditionally enabling this is going to cause breakage in current
>>> kernels. Perhaps a solution would be to get all the code in place but
>>> not update the configuration just yet.
>>
>> Isn't there ARMV7_VIRT, "Enable support for hardware virtualization", to
>> control this already?
>
> Well yeah, but I think that currently gets enabled by default.
No problem, will flip the default. I'll also finally give your SMMU
patch a try, provided I find a proper test case Linux-wise.
Jan
--
Siemens AG, Corporate Technology, CT RTC ITP SES-DE
Corporate Competence Center Embedded Linux
next prev parent reply other threads:[~2015-04-10 10:19 UTC|newest]
Thread overview: 59+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-03-09 7:00 [U-Boot] [PATCH v5 00/14] Add PSCI support for Jetson TK1/Tegra124 + CNTFRQ fix Jan Kiszka
2015-03-09 7:00 ` [U-Boot] [PATCH v5 01/14] sun7i: Remove duplicate call to psci_arch_init Jan Kiszka
2015-03-11 15:11 ` Tom Rini
2015-03-12 7:34 ` Jan Kiszka
2015-03-12 12:28 ` Tom Rini
2015-03-12 13:44 ` Jan Kiszka
2015-03-21 13:34 ` Hans de Goede
2015-03-09 7:00 ` [U-Boot] [PATCH v5 02/14] ARM: Factor out common psci_get_cpu_id Jan Kiszka
2015-03-11 15:11 ` Tom Rini
2015-03-18 16:54 ` Ian Campbell
2015-03-19 7:52 ` Jan Kiszka
2015-03-09 7:00 ` [U-Boot] [PATCH v5 03/14] ARM: Factor out reusable psci_cpu_off_common Jan Kiszka
2015-03-11 15:12 ` Tom Rini
2015-03-09 7:00 ` [U-Boot] [PATCH v5 04/14] ARM: Factor out reusable psci_cpu_entry Jan Kiszka
2015-03-11 15:12 ` Tom Rini
2015-03-09 7:00 ` [U-Boot] [PATCH v5 05/14] ARM: Factor out reusable psci_get_cpu_stack_top Jan Kiszka
2015-03-11 15:12 ` Tom Rini
2015-03-09 7:00 ` [U-Boot] [PATCH v5 06/14] ARM: Put target PC for PSCI CPU_ON on per-CPU stack Jan Kiszka
2015-03-11 15:12 ` Tom Rini
2015-03-09 7:00 ` [U-Boot] [PATCH v5 07/14] tegra124: Add more registers to struct mc_ctlr Jan Kiszka
2015-03-11 15:12 ` Tom Rini
2015-03-09 7:00 ` [U-Boot] [PATCH v5 08/14] virt-dt: Allow reservation of secure region when in a RAM carveout Jan Kiszka
2015-03-11 15:12 ` Tom Rini
2015-03-12 7:34 ` Jan Kiszka
2015-03-12 8:18 ` Thierry Reding
2015-03-12 12:30 ` Tom Rini
2015-03-09 7:00 ` [U-Boot] [PATCH v5 09/14] tegra: Make tegra_powergate_power_on public Jan Kiszka
2015-03-11 15:12 ` Tom Rini
2015-03-09 7:00 ` [U-Boot] [PATCH v5 10/14] tegra: Add ap_pm_init hook Jan Kiszka
2015-03-11 15:12 ` Tom Rini
2015-03-09 7:00 ` [U-Boot] [PATCH v5 11/14] tegra124: Add PSCI support for Tegra124 Jan Kiszka
2015-03-11 15:12 ` Tom Rini
2015-03-09 7:00 ` [U-Boot] [PATCH v5 12/14] jetson-tk1: Add PSCI configuration options and reserve secure code Jan Kiszka
2015-03-11 15:12 ` Tom Rini
2015-03-09 7:00 ` [U-Boot] [PATCH v5 13/14] tegra124: Reserve secure RAM using MC_SECURITY_CFG{0, 1}_0 Jan Kiszka
2015-03-11 15:12 ` Tom Rini
2015-03-09 7:00 ` [U-Boot] [PATCH v5 14/14] tegra: Set CNTFRQ for secondary CPUs Jan Kiszka
2015-03-11 15:13 ` Tom Rini
2015-03-11 8:56 ` [U-Boot] [PATCH v5 00/14] Add PSCI support for Jetson TK1/Tegra124 + CNTFRQ fix Ian Campbell
2015-03-12 7:55 ` Ian Campbell
2015-03-11 15:11 ` Tom Rini
2015-03-18 6:40 ` Jan Kiszka
2015-03-18 16:02 ` Tom Warren
2015-03-18 16:54 ` Ian Campbell
2015-03-19 7:52 ` Jan Kiszka
2015-03-19 15:02 ` Thierry Reding
2015-04-08 8:37 ` Jan Kiszka
2015-04-08 13:43 ` Tom Rini
2015-04-08 13:55 ` Jan Kiszka
2015-04-08 14:02 ` Tom Rini
2015-04-08 14:12 ` Jan Kiszka
2015-04-08 15:54 ` Tom Rini
2015-04-08 16:13 ` Jan Kiszka
2015-04-08 16:22 ` Tom Rini
2015-04-10 6:59 ` Thierry Reding
2015-04-10 7:07 ` Jan Kiszka
2015-04-10 9:54 ` Thierry Reding
2015-04-10 10:19 ` Jan Kiszka [this message]
2015-04-10 10:22 ` Thierry Reding
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5527A3BB.70909@siemens.com \
--to=jan.kiszka@siemens.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox