public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
From: Schwarz,Andre <andre.schwarz@matrix-vision.de>
To: u-boot@lists.denx.de
Subject: [U-Boot] MPC837x PCIe no link
Date: Sun, 6 Mar 2011 14:27:37 +0100 (CET)	[thread overview]
Message-ID: <559592483.16.1299418057091.JavaMail.open-xchange@proteus> (raw)
In-Reply-To: <AANLkTik=FKy+qDx978YEJeK=cDa89_1bPN+SY+1ZhdJr@mail.gmail.com>

Baidu,?


> 
> 
>  2011/3/5 Andre Schwarz <andre.schwarz@matrix-vision.de
> [mailto:andre.schwarz at matrix-vision.de] >
> 
> >  All,
> > 
> >  sorry to bother you again.
> >  After my harddisk died I'm porting my latest 8377 work to TOT.
> >  Unfortunately I'm lacking some commits that haven't been pushed to backup.
> > 
> > 
> >  But everything's fine so far and the system is up and running, except PCIe.
> > 
> >  Using the "old" binary left on the server PCIe has been working fine :
> > 
> >  U-Boot 2010.12-rc1-00596-gcef659f-dirty (Nov 22 2010 - 17:22:20) MPC83XX
> >  ...
> >  PCIE1: link
> > 
> >  and the Wifi card is present and usable by Linux.
> > 
> >  => pci 2
> >  Scanning PCI devices on bus 2
> >  BusDevFun ?VendorId ? DeviceId ? Device Class ? ? ? Sub-Class
> >  _____________________________________________________________
> >  02.00.00 ? 0x168c ? ? 0x001c ? ? Network controller ? ? ?0x00
> > 
> > 
> > 
> >  With latest code running on the *same piece of hardware*
> > 
> >  U-Boot 2011.03-rc1-00129-g1ce1ed1-dirty (Mar 04 2011 - 16:31:40) MPC83XX
> > 
> >  I get "PCIE1: No link"
> > 
> > 
> >  Dumping SerDes (e3000 + e3100) and PCIe core (400-7ff) registers shows
> >  now difference between both versions.
> > 
> >  Any ideas what might be responsible for the link not being established ?
> > 
> > 
> > 
the link is the physical status of the pcie.
hmm - that's clear.
I'm running the very same pci_init code, i.e. fsl_setup_serde and the resulting
register setting (PCIe *and* SerDes) are identical.?


>  So please to check the setting about the pcie. Such as x1/x2?clock?serdes
> setting in functiono?pci_init_board().
?
What exactly do you mean with x1/x2 clock ?
?
Are you talking about PCIe link width ?
It's 2 times x1 with 100MHz external refclk and internal PCIe clocks matches CSB
clock 333MHz.?
?
?
?
Regards,
Andr??

MATRIX VISION GmbH, Talstrasse 16, DE-71570 Oppenweiler
Registergericht: Amtsgericht Stuttgart, HRB 271090
Geschaeftsfuehrer: Gerhard Thullner, Werner Armingeon, Uwe Furtner

  reply	other threads:[~2011-03-06 13:27 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2011-03-04 16:27 [U-Boot] MPC837x PCIe no link Andre Schwarz
2011-03-05  7:55 ` Baidu Liu
2011-03-06 13:27   ` Schwarz, Andre [this message]
2011-03-10 15:38 ` Andre Schwarz

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=559592483.16.1299418057091.JavaMail.open-xchange@proteus \
    --to=andre.schwarz@matrix-vision.de \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox