* [U-Boot] [PATCH 1/2] armv8: Fix TCR macros for shareability attribute
@ 2015-06-29 7:49 Alison Wang
2015-07-20 21:11 ` York Sun
0 siblings, 1 reply; 2+ messages in thread
From: Alison Wang @ 2015-06-29 7:49 UTC (permalink / raw)
To: u-boot
From: Zhichun Hua <zhichun.hua@freescale.com>
For ARMv8, outer shareable is 0b10, inner shareable is 0b11 at bit
position [13:12] of TCR_ELx register.
Signed-off-by: Zhichun Hua <zhichun.hua@freescale.com>
Signed-off-by: York Sun <yorksun@freescale.com>
---
arch/arm/include/asm/armv8/mmu.h | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/arm/include/asm/armv8/mmu.h b/arch/arm/include/asm/armv8/mmu.h
index 4b9cb52..04fa0be 100644
--- a/arch/arm/include/asm/armv8/mmu.h
+++ b/arch/arm/include/asm/armv8/mmu.h
@@ -93,8 +93,8 @@
#define TCR_ORGN_WBNWA (3 << 10)
#define TCR_ORGN_MASK (3 << 10)
#define TCR_SHARED_NON (0 << 12)
-#define TCR_SHARED_OUTER (1 << 12)
-#define TCR_SHARED_INNER (2 << 12)
+#define TCR_SHARED_OUTER (2 << 12)
+#define TCR_SHARED_INNER (3 << 12)
#define TCR_TG0_4K (0 << 14)
#define TCR_TG0_64K (1 << 14)
#define TCR_TG0_16K (2 << 14)
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 2+ messages in thread
end of thread, other threads:[~2015-07-20 21:11 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2015-06-29 7:49 [U-Boot] [PATCH 1/2] armv8: Fix TCR macros for shareability attribute Alison Wang
2015-07-20 21:11 ` York Sun
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox