From mboxrd@z Thu Jan  1 00:00:00 1970
From: York Sun <yorksun@freescale.com>
Date: Mon, 20 Jul 2015 14:11:27 -0700
Subject: [U-Boot] [PATCH] armv8/fsl-lsch3: Fix TCR_EL3 for the final MMU
	setup.
In-Reply-To: <1435564242-23540-1-git-send-email-b18965@freescale.com>
References: <1435564242-23540-1-git-send-email-b18965@freescale.com>
Message-ID: <55AD63FF.7030902@freescale.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de



On 06/29/2015 12:50 AM, Alison Wang wrote:
> From: Zhichun Hua <zhichun.hua@freescale.com>
> 
> When final MMU table is setup in DDR, TCR attributes must match
> those of the memroy for cacheability and shareability.
> 
> Signed-off-by: Zhichun Hua <zhichun.hua@freescale.com>
> Signed-off-by: York Sun <yorksun@freescale.com>

Applied to u-boot-fsl-qoriq master branch.

York