From mboxrd@z Thu Jan  1 00:00:00 1970
From: Mugunthan V N <mugunthanvnm@ti.com>
Date: Thu, 23 Jul 2015 18:13:17 +0530
Subject: [U-Boot] [PATCH 1/1] driver: net: keystone_net: fix phy mode
 configuration
In-Reply-To: <55B0CD18.2090202@linaro.org>
References: <1437642108-20155-1-git-send-email-mugunthanvnm@ti.com>
 <55B0CD18.2090202@linaro.org>
Message-ID: <55B0E165.8020805@ti.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Thursday 23 July 2015 04:46 PM, Ivan Khoronzhuk wrote:
> Hi, Mugunthan
> 
> You are right, phy mode is a board property.
> But just for clarifying, does Ethernet SS, which contains SGMII
> on board, support another i/f mode except SGMII? Can it work
> w/o SerDes?

There is a upcoming SoC (K2E) using the same IP with RGMII phy
connected. So the IP is capable of supporting multiple phy modes.

Regards
Mugunthan V N