From mboxrd@z Thu Jan  1 00:00:00 1970
From: Thomas Chou <thomas@wytron.com.tw>
Date: Mon, 12 Oct 2015 20:55:03 +0800
Subject: [U-Boot] [PATCH v4] nios2: convert dma_alloc_coherent to use
 malloc_cache_aligned
In-Reply-To: <201510121232.56484.marex@denx.de>
References: <1444013823-11909-1-git-send-email-thomas@wytron.com.tw>
 <1444627783-15105-1-git-send-email-thomas@wytron.com.tw>
 <201510121232.56484.marex@denx.de>
Message-ID: <561BADA7.1050008@wytron.com.tw>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Marek,

On 10/12/2015 06:32 PM, Marek Vasut wrote:
> Wouldn't invalidate_dcache_range() be enough here ? You don't care about the
> data in the newly allocated area at this point I guess -- either you fill them
> in and then flush, for DMA from CPU to device OR you receive data from device
> to CPU and then you invalidate this buffer again.

No. We cannot use invalidate cache here. This is related to cache design 
of nios2, kind of direct mapped cache.

Best regards,
Thomas