From mboxrd@z Thu Jan  1 00:00:00 1970
From: York Sun <yorksun@freescale.com>
Date: Tue, 10 Nov 2015 08:43:59 -0800
Subject: [U-Boot] [PATCH v2 4/5] armv7/fsl-ls102xa: Workaround for DDR
 erratum A008514
In-Reply-To: <BLUPR03MB134504B2537E46D2874F55183140@BLUPR03MB134.namprd03.prod.outlook.com>
References: <1446719200-31044-1-git-send-email-yao.yuan@freescale.com>
 <1446719200-31044-4-git-send-email-yao.yuan@freescale.com>
 <563B9A51.7080603@freescale.com>
 <BLUPR03MB134DEA73259C6FC8D1A403083150@BLUPR03MB134.namprd03.prod.outlook.com>
 <5640D14F.5080306@freescale.com>
 <BLUPR03MB134504B2537E46D2874F55183140@BLUPR03MB134.namprd03.prod.outlook.com>
Message-ID: <56421ECF.1000807@freescale.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 11/10/2015 05:18 AM, Yuan Yao-B46683 wrote:
> Thanks york,
> 
> So it seems I should moving the workaround out of DDR driver in "gen4" to SoC.
> I think the workaround is not just only for ddr4.
> And It should be as a workaround for the SOC.

Please make the patch if you are comfortable. Please gate the code with the
macro CONFIG_SYS_FSL_ERRATUM_A008514.

York