From mboxrd@z Thu Jan  1 00:00:00 1970
From: Jens Kuske <jenskuske@gmail.com>
Date: Tue, 17 Nov 2015 15:32:30 +0100
Subject: [U-Boot] PSCI for H3
In-Reply-To: <CAGb2v64YNkG83b-BtrtdgN2=WSMELY8Hmy9=gVooQjLGNrU1pA@mail.gmail.com>
References: <CAGb2v64OXvaBrMdd5Rac1Z-BgozJznvkaoZ4zObdTbZkzYCm-Q@mail.gmail.com>
 <CAGb2v64YNkG83b-BtrtdgN2=WSMELY8Hmy9=gVooQjLGNrU1pA@mail.gmail.com>
Message-ID: <564B3A7E.6040800@gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 16/11/15 07:26, Chen-Yu Tsai wrote:
> Hi everyone,
> 
> I got my Orange Pi PC booting U-boot now, using Hans' sunxi-wip branch that
> includes Jens' patches.
> 
> For PSCI and SMP, it seems the H3 follows the structure of previous sun8i SoCs.
> The CPUCFG registers line up. The manual doesn't have the PRCM, so I'll have to
> dig through the SDK.
> 
> One other thing is the SMTA, or Secure Memory Touch Arbiter, which we last
> encountered issues with on the A31s. This controls non-secure access to a whole
> bunch of peripherals, which we'll need to enable for Linux to run non-secure.

There is also register 0x2f0 in the CCU, it defaults to disabling
non-secure access to all clock registers.

Jens