public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
From: Marek Vasut <marex@denx.de>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v8 2/9] mips: ath79: add support for AR933x SOCs
Date: Wed, 16 Mar 2016 22:38:15 +0100	[thread overview]
Message-ID: <56E9D247.9020201@denx.de> (raw)
In-Reply-To: <BLU436-SMTP49680A4C55E6F6668A35F9FF8A0@phx.gbl>

On 03/16/2016 09:59 AM, Wills Wang wrote:
> This patch enable work for ar933x SOC.
> 
> Signed-off-by: Wills Wang <wills.wang@live.com>
> ---
> 
> Changes in v8:
> - Fix multi-line comment for ar933x
> 
> Changes in v7:
> - Use CKSEGxADDR instead of KSEGxADDR for ar933x
> 
> Changes in v6:
> - Remove board.c
> - Define magic value in ddr.c
> 
> Changes in v5:
> - Add ddr.c for ar933x
> 
> Changes in v4:
> - Add clk.c for ar933x
> 
> Changes in v3: None
> Changes in v2: None

[...]

> +#define DDR_REFRESH_EN          (1 << 14)
> +#define DDR_REFRESH_M           0x3ff
> +#define DDR_REFRESH(x)          ((x) & 0x3ff)
> +#define DDR_REFRESH_VAL_25M     (DDR_REFRESH_EN | DDR_REFRESH(390))
> +#define DDR_REFRESH_VAL_40M     (DDR_REFRESH_EN | DDR_REFRESH(624))
> +
> +#define DDR_TRAS_S              0
> +#define DDR_TRAS_M              0x1f
> +#define DDR_TRAS(x)             ((x) << DDR_TRAS_S)
> +#define DDR_TRCD_M              0xf
> +#define DDR_TRCD_S              5
> +#define DDR_TRCD(x)             ((x) << DDR_TRCD_S)
> +#define DDR_TRP_M               0xf
> +#define DDR_TRP_S               9
> +#define DDR_TRP(x)              ((x) << DDR_TRP_S)
> +#define DDR_TRRD_M              0xf
> +#define DDR_TRRD_S              13
> +#define DDR_TRRD(x)             ((x) << DDR_TRRD_S)
> +#define DDR_TRFC_M              0x7f
> +#define DDR_TRFC_S              17
> +#define DDR_TRFC(x)             ((x) << DDR_TRFC_S)
> +#define DDR_TMRD_M              0xf
> +#define DDR_TMRD_S              23
> +#define DDR_TMRD(x)             ((x) << DDR_TMRD_S)
> +#define DDR_CAS_L_M             0x17
> +#define DDR_CAS_L_S             27
> +#define DDR_CAS_L(x)            (((x) & DDR_CAS_L_M) << DDR_CAS_L_S)
> +#define DDR_OPEN                (1 << 30)

Use the BIT() macro consistently ;-)

> +#define DDR_CONF_REG_VAL        (DDR_TRAS(16) | DDR_TRCD(6) | \
> +				 DDR_TRP(6) | DDR_TRRD(4) | \
> +				 DDR_TRFC(30) | DDR_TMRD(15) | \
> +				 DDR_CAS_L(7) | DDR_OPEN)
> +

[...]

-- 
Best regards,
Marek Vasut

  reply	other threads:[~2016-03-16 21:38 UTC|newest]

Thread overview: 30+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
     [not found] <1458118800-23675-1-git-send-email-wills.wang@live.com>
2016-03-16  8:59 ` [U-Boot] [PATCH v8 1/9] mips: add base support for QCA/Atheros ath79 SOCs Wills Wang
2016-03-16 21:35   ` Marek Vasut
2016-03-17  3:39     ` Wills Wang
2016-03-17  3:44       ` Marek Vasut
2016-03-17  4:02         ` Wills Wang
2016-03-17 12:20           ` Marek Vasut
2016-03-17 12:35             ` Wills Wang
2016-03-17 12:37               ` Marek Vasut
2016-04-02 22:51               ` Marek Vasut
2016-03-17 12:48             ` Daniel Schwierzeck
2016-03-17 12:51               ` Marek Vasut
2016-04-10 18:35   ` Daniel Schwierzeck
2016-03-16  8:59 ` [U-Boot] [PATCH v8 2/9] mips: ath79: add support for AR933x SOCs Wills Wang
2016-03-16 21:38   ` Marek Vasut [this message]
2016-03-17  3:14     ` Wills Wang
2016-03-16  8:59 ` [U-Boot] [PATCH v8 3/9] mips: ath79: add support for QCA953x SOCs Wills Wang
2016-03-16 21:39   ` Marek Vasut
2016-03-17  3:14     ` Wills Wang
2016-03-17  3:27       ` Marek Vasut
2016-03-16  8:59 ` [U-Boot] [PATCH v8 4/9] drivers: pinctrl: Add simple pinctrl driver for QCA/Athores ar933x Wills Wang
2016-04-09 18:34   ` Simon Glass
2016-03-16  8:59 ` [U-Boot] [PATCH v8 5/9] drivers: pinctrl: Add simple pinctrl driver for QCA/Athores qca953x Wills Wang
2016-04-09 18:34   ` Simon Glass
2016-03-16  8:59 ` [U-Boot] [PATCH v8 6/9] drivers: serial: add serial driver for ar933x SOC Wills Wang
2016-04-09 18:34   ` Simon Glass
2016-04-11  7:57     ` Wills Wang
2016-04-11 13:41       ` Marek Vasut
2016-03-16  8:59 ` [U-Boot] [PATCH v8 7/9] drivers: spi: add spi support for QCA/Atheros ath79 SOCs Wills Wang
2016-03-16  8:59 ` [U-Boot] [PATCH v8 8/9] mips: ath79: add AP121 reference board Wills Wang
2016-03-16  9:00 ` [U-Boot] [PATCH v8 9/9] mips: ath79: add AP143 " Wills Wang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=56E9D247.9020201@denx.de \
    --to=marex@denx.de \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox