From mboxrd@z Thu Jan  1 00:00:00 1970
From: James Chargin <jimccrown@gmail.com>
Date: Wed, 4 May 2016 08:17:12 -0700
Subject: [U-Boot] [PATCH] Fix various typos, scattered over the code.
In-Reply-To: <alpine.LFD.2.20.1605040444070.19748@localhost.localdomain>
References: <alpine.LFD.2.20.1605040444070.19748@localhost.localdomain>
Message-ID: <572A1278.4090408@gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Robert,

I appreciate this work on typos. Thanks.


On 05/04/2016 01:47 AM, Robert P. J. Day wrote:
>
> Spelling corrections for (among other things):
>
> * environment
> * override
> * variable
> * ftd (should be "fdt", for flattened device tree)
> * embedded
> * FTDI
> * emulation
> * controller
>
> ---
>
>    the fixes for "controller" here are independent of the previous
> patch.
>
> diff --git a/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch3_speed.c b/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch3_speed.c
> index d580a43..a9b12a4 100644
> --- a/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch3_speed.c
> +++ b/arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch3_speed.c
> @@ -180,7 +180,7 @@ ulong get_ddr_freq(ulong ctrl_num)
>
>   	/*
>   	 * DDR controller 0 & 1 are on memory complex 0
> -	 * DDR controler 2 is on memory complext 1
> +	 * DDR controller 2 is on memory complext 1

Should this be

 > +	 * DDR controller 2 is on memory complex 1

Jim

>   	 */
>  ...

Regards,

-- 
Jim Chargin
AJA Video Systems                       jimc at aja.com
(530) 271-3334                          http://www.aja.com