From mboxrd@z Thu Jan  1 00:00:00 1970
From: York Sun <york.sun@nxp.com>
Date: Tue, 24 May 2016 10:14:12 -0700
Subject: [U-Boot] [PATCH] armv8/ls1043ardb: fix the limitation of using
 'cpld reset'
In-Reply-To: <1461573515-3700-1-git-send-email-Qianyu.Gong@nxp.com>
References: <1461573515-3700-1-git-send-email-Qianyu.Gong@nxp.com>
Message-ID: <57448BE4.7020907@nxp.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 04/25/2016 01:48 AM, Gong Qianyu wrote:
> The current 'cpld reset' will just write global_rst register
> but couldn't switch to NOR boot if the board's switches are
> for NAND/SD boot. So need to write rcw source registers for
> NOR boot as well.
> 
> Signed-off-by: Gong Qianyu <Qianyu.Gong@nxp.com>
> ---
>  board/freescale/ls1043ardb/cpld.c | 26 ++++++++++++++++++++++++--
>  board/freescale/ls1043ardb/cpld.h |  1 +
>  2 files changed, 25 insertions(+), 2 deletions(-)
> 


Applied to u-boot-fsl-qoriq master, awaiting upstream.

Thanks.

York