From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 2D9D1C4332F for ; Tue, 13 Dec 2022 07:45:09 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 0662485471; Tue, 13 Dec 2022 08:45:05 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="Gn6qMBGC"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 44ACE85472; Tue, 13 Dec 2022 08:45:00 +0100 (CET) Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2069.outbound.protection.outlook.com [40.107.21.69]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id AAEC585479 for ; Tue, 13 Dec 2022 08:44:52 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=peng.fan@oss.nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=lI1D6rNypruj/nSXGjryz2L1975ouniKRYMJp05XOZIp5zpb5ga0xiZL4jC0Q4GYTThCIgYxrsAGdS0dpxEJo9xcJc3avQrMnfPpYFFotILV1HmWm+7dZ+swH48hodt6ynKjt+yOW0hT68ICM+2YFKBY9PyQpS/ZE3KTgMdJ7HXCr92iA14ECBc+r5ZZH+fETquVaz3o1hCG0XeJQXqPtyaUcMzWkr1cXRoa0bsDP8fkNuLlWAcBVY+sSxOVzwi+4O93PtXPanF7VskW82z8ujSc8czFXb35L95m0lFatfWR3ts3jHTWuEvVrkPdSsv54gSS3M2DBOpomPULVhY04A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sAp3Z+PoE3lYbaaK9CGwCJL6Y0MukFJ41UtAnjJvJAg=; b=CwrDc5Szv5os+E/MkKhpbzaEP9+TAqZdVXjVkDK0GdUe/aQVsTVQV5rj9VRr95OMYi6eaKNQcPO5xWkf2Y0J9wPNs+0So8UaWPOrJCOifdkR47i6L2DF59z9ACzzXzt8p3BL9VeWrKhnIA5zkkJEg/lGNt1iTNvx4GoVM5kXbNiM1bQpe1wv9q+H6vTM+l46hhViFjMZkxXB3hs/nRm2TQyEk5UepPTt6EaNESVHwVBNGdFHVtXbFB/+tqbOwWP8Z02mpzMmBGRRkmp6CGl3sQzmRDY1hjpoeBVo0VJKRjZDfz/Ezs3smD0e4/9x2jgG4+pINNfh17aDOiSCSjYE2g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sAp3Z+PoE3lYbaaK9CGwCJL6Y0MukFJ41UtAnjJvJAg=; b=Gn6qMBGCGrMTo7khxyFYPlc9H+xTcpy2gammh/ChsIbvL/RKXqCAyIci3vPh7ETrOxZ0NGwQmeKpkMILaBSw5/c8GVsoe75+pjxAByZzJ/eKRzt+I82YbJ4j7/4YDzoaFySKmrpThRvR20z/RLnCvEq5G6yxlNymx4UUr/R6VxM= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AS8PR04MB9048.eurprd04.prod.outlook.com (2603:10a6:20b:443::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5880.14; Tue, 13 Dec 2022 07:44:50 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::e33c:46f9:ef88:8973]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::e33c:46f9:ef88:8973%4]) with mapi id 15.20.5880.019; Tue, 13 Dec 2022 07:44:50 +0000 Message-ID: <648c4bd3-4191-e23b-db98-42ea0fafd404@oss.nxp.com> Date: Tue, 13 Dec 2022 15:44:38 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.0 Subject: Re: [PATCH 2/2] ARM: imx: Remove PMIC reset configuration from board files Content-Language: en-US To: Marek Vasut , u-boot@lists.denx.de Cc: "NXP i.MX U-Boot Team" , "Ying-Chun Liu (PaulLiu)" , Fabio Estevam , Fabio Estevam , Frieder Schrempf , Manoj Sai , Marcel Ziswiler , Matteo Lisi , Peng Fan , Stefano Babic , Tim Harvey References: <20221209193547.170768-1-marex@denx.de> <20221209193547.170768-2-marex@denx.de> From: Peng Fan In-Reply-To: <20221209193547.170768-2-marex@denx.de> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: SG2PR02CA0138.apcprd02.prod.outlook.com (2603:1096:4:188::12) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9417:EE_|AS8PR04MB9048:EE_ X-MS-Office365-Filtering-Correlation-Id: 0daffc41-1288-4598-7eef-08dadcdde9f0 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-LD-Processed: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: DgeLZ+TaGLAUdE0b8AfDnO9Hay2JU14HEsj5H6zIQ++v8kv8h9S6n92ht85XVaBf8MAx4sIHjYFA6uFoa5A2geDwDDS4ECtPsWg97MXHI8hbwKRxUl2lG05iwvpUsLX8xIevLED3gg6ftOk+2a0FYpXM8r1BxnqbIBOXcS5+3lBZkIwq40GMe7aIJCGZEdg1aTdG501XJowpg2mkd9PP1CuEqV9BPJTmON2UHmwgLqM7yoMmeojMj4QF70FEpFFYSUPC4bfr6tG1aYo9gC5eNKfo07k7nVkOd9XK2JVEx+4VLjXCaDWs+YBygBnsN1y+HMek+rRyTCdWk6cel/CYlCMPGsO77/SwV4hiGH2i81bPGi78I9i00lc6r8ySyAfVAgtq8pEAJFtyCd9hHNAWresgyoNYQTl+g9DydD6+t6zx+akcc1ap1MdbkJQNH65awX65ayegAWci5G6duy6yKBXnqDvBXsuJLcVJcxffdS32KUhtge+NvXFhxUqecKhiuF81ZAZ4+HoHJXU/vii6+aEJPYdgD1iciRAvNuRQTy/ZmpUjTaFt+yaZH1eK4EUetfQHAX5lSq+ktNvi2mSupqLlHYiwp002PdFKaRH4BEymbBhmEaEGHxa8WLqJL0ouZqv2bqqmJaXTgn5fP0lbMLMNAvbLtOnpst+DfZl6mj65KO+iByExJaUW0Lc+q6lsKFinVpcHRj5w2Iu6LnRbPLml4aPWZ+aLu+6Vd+kqHTbjL3AjRwdS5W0TilrMC5VuqzL9jEq+FUzkeJApqC6qZA== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DU0PR04MB9417.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230022)(4636009)(346002)(366004)(376002)(136003)(396003)(39860400002)(451199015)(44832011)(7416002)(8936002)(41300700001)(38350700002)(2906002)(38100700002)(5660300002)(52116002)(6486002)(66476007)(6506007)(6512007)(478600001)(26005)(186003)(2616005)(31696002)(83380400001)(86362001)(66556008)(6666004)(66946007)(8676002)(53546011)(316002)(4326008)(54906003)(31686004)(45980500001)(43740500002); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?ZXFEYjJJQ0hRaXZkaW9KL0VXSDZ5ZU9XZitMZlJtSzMvaVhFRUR3bXNFdG9k?= =?utf-8?B?bXJmUjJvM0xEZE9ZeCtpVXFmQi9wVTJmTnRrTUNIWjdOY3dIVmRWb044VTZO?= =?utf-8?B?VjdpVlhUcjAvbmkxZmxjTDA0Ymo3aTFBaGZyUG5DSEx2TEFMUW5DbERubmtv?= =?utf-8?B?MllnUEJUTkZVZlZPUEM3NDhYQW5qbGhYaWJtTVg1bjNibWtDbnVsbzJ2QXJZ?= =?utf-8?B?ekc4bTJNUHozTjJUbHdSOE9QZVlCeFVBRmJSNlhQLytJeVlOMmpDWWJZZ3lY?= =?utf-8?B?MFk2Unp3QldzNXZMcldDMER3V2tSeHduQTVqbHF5MDY0c1V5ZXlkdU5ISFYx?= =?utf-8?B?T0d3bVRQK0JRV1ZaR01uTWlZZ3Z4TnpWT3lOV2YvL3V0V2ZIcFl5R2J3Ukhr?= =?utf-8?B?NlA5R2dKdURiWFJaY1J6QTBSNGNPZzl1ZnMrcTFsejBNc21YLzc0WklmcEs3?= =?utf-8?B?UHZ1bFhpdTM2V291SDBkMDZXbTRCTzNHd3NiVWQ1eXBydTdqV1k3aXpYbVNj?= =?utf-8?B?bE42NjJFMmZ4REJweG5HNUNJeG1PL0oxdUtaMDdEN0dUMFJNUlBpUTJ4bHBC?= =?utf-8?B?dEI2Nm9jREw2QTNET2VrN3ZWeWsxSm9GdXNWSkNOYXQzb0kxdlNScHNDN1kx?= =?utf-8?B?ZWdOWXRLQUVKOGdwMFpoUXNkc1NBM0ZBUzYyYjlwcGJpNHp3VnRpMEt0ZHFR?= =?utf-8?B?RFFOTlUxeHZGQ3Bieng3T3Q3RDFqdjZEcHpaT2VsMXIyWE1WUmxoMUs0aUQy?= =?utf-8?B?QkE2UWZIaEtSOW4yajlETTNEbXhlYnprZ25TYzRCbnFtMjhjQjAxd3hweDNv?= =?utf-8?B?MU1STmVOaS92bTB3MEFpenByRXBKM3FGYzEvVUREYmJ6ZWJlZkIrVHF1b001?= =?utf-8?B?N1l1OGtkSWtUWW1FQ1grSCtyRjBGS25rYmExLzhtdVRmNUFEaXErV1AyNTZL?= =?utf-8?B?eHBmS2ZkdEg5aUJVWXhXbm1sdmJ1dVFnaGFTR0MxN1BGNmZLVmNzRFBxNitB?= =?utf-8?B?b2JzRmpRM0daaXlnZER6Nk1QUzNXUzM4YTA0Q0VnZVk2V05HUVFrbHdXazV5?= =?utf-8?B?dkkrMy91U3pPaFBKRjl0Ulo5aVpXV0RsTWNBSktYNVl0L2VPNlFiQkt6bmVP?= =?utf-8?B?a2xSclBpb205L3ZEZXp0VjRFaVVwNTFaSUNONjNSV2h6WGxqeVIzM2d0UGZk?= =?utf-8?B?YlpicHg5Rm9lTjFiWlpMUEdtYmNXYm56eG1kTGp6RzNsb1U4RFRad1Z6ME95?= =?utf-8?B?M1lxMmVJVWdnbXpuOTE5VEkrWnh1cmtMYzRXTnJLOWk4TG5EQjQxZ3pObVRk?= =?utf-8?B?NGd4blBTNXZoT0t0RUY3V21uVys3OVJ4REtHRXBpZlFDTnVEUDlIekFXRDNu?= =?utf-8?B?SXh3akhnMUdFSFo3em84UmpibEIrZXFJZ1BzRmE4RStVaGtiZHZIS3lob1B4?= =?utf-8?B?aXpMUmZWTC8yYjBrdTlYWDJ1cy85RUtmUkY4TUh1MW5NUUdVL2dVNHIvNkN0?= =?utf-8?B?cjFyaHhnS0plMzJpaHovQUZFdUVveUtNa1pqelZCbmFOa2hSVjQ1d04xYkNN?= =?utf-8?B?TVV1QitLem1nU0RaN0gwNk91cXcyVU5vMVNMRnBMcGZ0UG9ZV2lIYTFZUWVF?= =?utf-8?B?OEM0NFo5dEhjMEZEdzkzbnpRTWVvT1l6K0VRWmV4bW10ajE5bTBDWWFVMG1y?= =?utf-8?B?eUVkcHc3Nm1lZ3p1cm8wZGlOdUttREhpamptK0c5ckZtdXBaelgwbHhRRDVP?= =?utf-8?B?ZG41OGtnOTJmNnJkQTBDaERWWlJuWXFOM2l5d0Y4T0VYL01YM2g2cHBOWEtG?= =?utf-8?B?czdyUlRQUFB1bUpBeStoYXNFY29vb1ZiYXB2Mk4vamh6NkRkbk1HcnM2MkpV?= =?utf-8?B?NHEvQUtMdHpWeHJWYkR3UnFVUHJvRXh3UHJPQnd6Vi9aU2FPZzk5Rk9OZXpn?= =?utf-8?B?TEc2NGdrckFZRWNuWWVDbDlqcVg0ZmVUV2lQU3k2WHNiQ24rUXN2QUl4emVJ?= =?utf-8?B?V05MY1M3dVAyMDU3VGs1cnI2ZVRNWTdpRmZVRDl1UHpZUVlDWTV1OWZLTjBh?= =?utf-8?B?M0d2NTVwRUdIMFYyQXNNR0dxRUN2dVhDK0w0Qnhmd0pEQ1JyYzFoOFNzeUFZ?= =?utf-8?Q?PnkSiRFbfK5OWEBnO8b+NMhFI?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0daffc41-1288-4598-7eef-08dadcdde9f0 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Dec 2022 07:44:50.3174 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: aL6zyxAm505XHn04rco/QVB7n+viZVz2ZWn+/bQsko3eZfMPznhC84r3qyulK7rf25XPatAjqy8Phy6UufUJUw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB9048 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de X-Virus-Status: Clean On 12/10/2022 3:35 AM, Marek Vasut wrote: > The PCA9450 reset configuration can now be performed by the PCA9450 PMIC > driver itself, remove the hard-coded variant from board code and let the > PMIC driver perform this task using one-liner: > > ``` > $ sed -i '/set WDOG_B_CFG to cold reset/,+2 d' $(git grep -l PCA9450_RESET_CTRL.*0xA1 board/) > ``` > > Venice and i.MX93 EVK required slight manual fix up. > > Signed-off-by: Marek Vasut > --- > Cc: "NXP i.MX U-Boot Team" > Cc: "Ying-Chun Liu (PaulLiu)" > Cc: Fabio Estevam > Cc: Fabio Estevam > Cc: Frieder Schrempf > Cc: Manoj Sai > Cc: Marcel Ziswiler > Cc: Matteo Lisi > Cc: Peng Fan > Cc: Stefano Babic > Cc: Tim Harvey > --- > board/advantech/imx8mp_rsb3720a1/spl.c | 3 --- > board/dhelectronics/dh_imx8mp/spl.c | 3 --- > board/engicam/imx8mp/spl.c | 3 --- > board/freescale/imx8mm_evk/spl.c | 3 --- > board/freescale/imx8mn_evk/spl.c | 3 --- > board/freescale/imx8mp_evk/spl.c | 3 --- > board/freescale/imx93_evk/spl.c | 3 --- > board/gateworks/venice/spl.c | 3 --- > board/kontron/sl-mx8mm/spl.c | 3 --- > board/toradex/verdin-imx8mm/spl.c | 3 --- > board/toradex/verdin-imx8mp/spl.c | 3 --- > 11 files changed, 33 deletions(-) > > diff --git a/board/advantech/imx8mp_rsb3720a1/spl.c b/board/advantech/imx8mp_rsb3720a1/spl.c > index 6cc8c23ecf8..f4257bc993d 100644 > --- a/board/advantech/imx8mp_rsb3720a1/spl.c > +++ b/board/advantech/imx8mp_rsb3720a1/spl.c > @@ -209,9 +209,6 @@ int power_init_board(void) > /* To avoid timing risk from SOC to ARM,increase VDD_ARM to OD voltage 0.95v */ > pmic_reg_write(pdev, PCA9450_BUCK2OUT_DVS0, 0x1C); > > - /* set WDOG_B_CFG to cold reset */ > - pmic_reg_write(pdev, PCA9450_RESET_CTRL, 0xA1); > - > /* Forced enable the I2C level translator*/ > pmic_reg_write(pdev, PCA9450_CONFIG2, 0x03); > > diff --git a/board/dhelectronics/dh_imx8mp/spl.c b/board/dhelectronics/dh_imx8mp/spl.c > index 60450bfe369..e2aa874723a 100644 > --- a/board/dhelectronics/dh_imx8mp/spl.c > +++ b/board/dhelectronics/dh_imx8mp/spl.c > @@ -88,9 +88,6 @@ static int dh_imx8mp_board_power_init(void) > /* To avoid timing risk from SoC to ARM, increase VDD_ARM to OD voltage 0.95V */ > pmic_reg_write(dev, PCA9450_BUCK2OUT_DVS0, 0x1c); > > - /* Set WDOG_B_CFG to cold reset. */ > - pmic_reg_write(dev, PCA9450_RESET_CTRL, 0xA1); > - > /* Set LDO4 and CONFIG2 to enable the I2C level translator. */ > pmic_reg_write(dev, PCA9450_LDO4CTRL, 0x59); > pmic_reg_write(dev, PCA9450_CONFIG2, 0x1); > diff --git a/board/engicam/imx8mp/spl.c b/board/engicam/imx8mp/spl.c > index 6a16d58ae5a..36b83aace39 100644 > --- a/board/engicam/imx8mp/spl.c > +++ b/board/engicam/imx8mp/spl.c > @@ -95,9 +95,6 @@ int power_init_board(void) > pmic_reg_write(p, PCA9450_BUCK6OUT, 0x18); > #endif > > - /* set WDOG_B_CFG to cold reset */ > - pmic_reg_write(p, PCA9450_RESET_CTRL, 0xA1); > - > return 0; > } > #endif > diff --git a/board/freescale/imx8mm_evk/spl.c b/board/freescale/imx8mm_evk/spl.c > index b5a2faf3a18..6e9513805cd 100644 > --- a/board/freescale/imx8mm_evk/spl.c > +++ b/board/freescale/imx8mm_evk/spl.c > @@ -99,9 +99,6 @@ static int power_init_board(void) > /* set VDD_SNVS_0V8 from default 0.85V */ > pmic_reg_write(dev, PCA9450_LDO2CTRL, 0xC0); > > - /* set WDOG_B_CFG to cold reset */ > - pmic_reg_write(dev, PCA9450_RESET_CTRL, 0xA1); > - > return 0; > } > > diff --git a/board/freescale/imx8mn_evk/spl.c b/board/freescale/imx8mn_evk/spl.c > index 380abecd746..ec0378b5b76 100644 > --- a/board/freescale/imx8mn_evk/spl.c > +++ b/board/freescale/imx8mn_evk/spl.c > @@ -95,9 +95,6 @@ int power_init_board(void) > /* enable LDO4 to 1.2v */ > pmic_reg_write(dev, PCA9450_LDO4CTRL, 0x44); > > - /* set WDOG_B_CFG to cold reset */ > - pmic_reg_write(dev, PCA9450_RESET_CTRL, 0xA1); > - > return 0; > } > #endif > diff --git a/board/freescale/imx8mp_evk/spl.c b/board/freescale/imx8mp_evk/spl.c > index f1b285417d0..246826a0d48 100644 > --- a/board/freescale/imx8mp_evk/spl.c > +++ b/board/freescale/imx8mp_evk/spl.c > @@ -102,9 +102,6 @@ int power_init_board(void) > /* To avoid timing risk from SOC to ARM,increase VDD_ARM to OD voltage 0.95v */ > pmic_reg_write(p, PCA9450_BUCK2OUT_DVS0, 0x1C); > > - /* set WDOG_B_CFG to cold reset */ > - pmic_reg_write(p, PCA9450_RESET_CTRL, 0xA1); > - > return 0; > } > #endif > diff --git a/board/freescale/imx93_evk/spl.c b/board/freescale/imx93_evk/spl.c > index 38cfbac6ea6..1aa2977b409 100644 > --- a/board/freescale/imx93_evk/spl.c > +++ b/board/freescale/imx93_evk/spl.c > @@ -74,9 +74,6 @@ int power_init_board(void) > > /* I2C_LT_EN*/ > pmic_reg_write(dev, 0xa, 0x3); > - > - /* set WDOG_B_CFG to cold reset */ > - pmic_reg_write(dev, PCA9450_RESET_CTRL, 0xA1); > return 0; > } > #endif > diff --git a/board/gateworks/venice/spl.c b/board/gateworks/venice/spl.c > index e06de8bb54c..60830766ca9 100644 > --- a/board/gateworks/venice/spl.c > +++ b/board/gateworks/venice/spl.c > @@ -165,9 +165,6 @@ static int power_init_board(void) > /* Kernel uses OD/OD freq for SOC */ > /* To avoid timing risk from SOC to ARM, increase VDD_ARM to OD voltage 0.95v */ > dm_i2c_reg_write(dev, PCA9450_BUCK2OUT_DVS0, 0x1C); > - > - /* set WDOG_B_CFG to cold reset */ > - dm_i2c_reg_write(dev, PCA9450_RESET_CTRL, 0xA1); > } > > else if ((!strncmp(model, "GW7901", 6)) || > diff --git a/board/kontron/sl-mx8mm/spl.c b/board/kontron/sl-mx8mm/spl.c > index 25ee925ceb0..3a919d0a9c3 100644 > --- a/board/kontron/sl-mx8mm/spl.c > +++ b/board/kontron/sl-mx8mm/spl.c > @@ -193,9 +193,6 @@ static int power_init_board(void) > /* set VDD_SNVS_0V8 from default 0.85V to 0.8V */ > pmic_reg_write(dev, PCA9450_LDO2CTRL, 0xC0); > > - /* set WDOG_B_CFG to cold reset */ > - pmic_reg_write(dev, PCA9450_RESET_CTRL, 0xA1); > - > return 0; > } > > diff --git a/board/toradex/verdin-imx8mm/spl.c b/board/toradex/verdin-imx8mm/spl.c > index 210665bd6a9..9d54d60bb17 100644 > --- a/board/toradex/verdin-imx8mm/spl.c > +++ b/board/toradex/verdin-imx8mm/spl.c > @@ -92,9 +92,6 @@ int power_init_board(void) > /* increase VDD_DRAM to 0.975v for 1.5Ghz DDR */ > pmic_reg_write(dev, PCA9450_BUCK3OUT_DVS0, 0x1c); > > - /* set WDOG_B_CFG to cold reset */ > - pmic_reg_write(dev, PCA9450_RESET_CTRL, 0xA1); > - > pmic_reg_write(dev, PCA9450_CONFIG2, 0x1); > > return 0; > diff --git a/board/toradex/verdin-imx8mp/spl.c b/board/toradex/verdin-imx8mp/spl.c > index 1838b464a0d..ea99e370850 100644 > --- a/board/toradex/verdin-imx8mp/spl.c > +++ b/board/toradex/verdin-imx8mp/spl.c > @@ -116,9 +116,6 @@ int power_init_board(void) > /* To avoid timing risk from SoC to ARM, increase VDD_ARM to OD voltage 0.95v */ > pmic_reg_write(p, PCA9450_BUCK2OUT_DVS0, 0x1c); > > - /* set WDOG_B_CFG to cold reset */ > - pmic_reg_write(p, PCA9450_RESET_CTRL, 0xA1); > - > /* set LDO4 and CONFIG2 to enable the I2C level translator */ > pmic_reg_write(p, PCA9450_LDO4CTRL, 0x59); > pmic_reg_write(p, PCA9450_CONFIG2, 0x1); Reviewed-by: Peng Fan