From: Conor Dooley <conor@kernel.org>
To: Padmarao Begari <padmarao.begari@microchip.com>
Cc: u-boot@lists.denx.de, jagan@amarulasolutions.com,
rick@andestech.com, ycliang@andestech.com, bmeng.cn@gmail.com,
cyril.jean@microchip.com, conor.dooley@microchip.com,
valentina.fernandezalanis@microchip.com,
nagasuresh.relli@microchip.com
Subject: Re: [PATCH v2 3/4] spi: Add Microchip PolarFire SoC QSPI driver
Date: Sat, 22 Oct 2022 12:46:52 +0100 [thread overview]
Message-ID: <Y1PYLIB4HscTRdX3@spud> (raw)
In-Reply-To: <20221021065922.2327875-4-padmarao.begari@microchip.com>
On Fri, Oct 21, 2022 at 12:29:21PM +0530, Padmarao Begari wrote:
> Add QSPI driver code for the Microchip PolarFire SoC.
> This driver supports the QSPI standard, dual and quad
> mode interfaces.
>
> Co-developed-by: Naga Sureshkumar Relli <nagasuresh.relli@microchip.com>
> Signed-off-by: Naga Sureshkumar Relli <nagasuresh.relli@microchip.com>
> Signed-off-by: Padmarao Begari <padmarao.begari@microchip.com>
> ---
> drivers/spi/Kconfig | 6 +
> drivers/spi/Makefile | 1 +
> drivers/spi/microchip_coreqspi.c | 505 +++++++++++++++++++++++++++++++
> 3 files changed, 512 insertions(+)
> create mode 100644 drivers/spi/microchip_coreqspi.c
>
> +/* QSPI ready time out value */
> +#define TIMEOUT_MS (1000 * 60)
Hey Padmarao, just zipping through and cross referencing against the
linux driver.. Why's this a 60 * 1000 when linux times out after 500 ms?
Other than that, things look identical modulo the required interrupt and
clocking changes for U-Boot.
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Thanks,
Conor.
next prev parent reply other threads:[~2022-10-22 11:47 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-21 6:59 [PATCH v2 0/4] Update Microchip PolarFire SoC Padmarao Begari
2022-10-21 6:59 ` [PATCH v2 1/4] riscv: dts: Update memory configuration Padmarao Begari
2022-10-22 11:21 ` Conor Dooley
2022-10-25 19:50 ` Conor.Dooley
2022-10-26 6:05 ` Padmarao.Begari
2022-10-26 6:04 ` Padmarao.Begari
2022-10-21 6:59 ` [PATCH v2 2/4] riscv: dts: Add QSPI NAND device node Padmarao Begari
2022-10-22 11:27 ` Conor Dooley
2022-10-21 6:59 ` [PATCH v2 3/4] spi: Add Microchip PolarFire SoC QSPI driver Padmarao Begari
2022-10-22 11:46 ` Conor Dooley [this message]
2022-10-26 6:13 ` Padmarao.Begari
2022-10-21 6:59 ` [PATCH v2 4/4] riscv: Update Microchip MPFS Icicle Kit support Padmarao Begari
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Y1PYLIB4HscTRdX3@spud \
--to=conor@kernel.org \
--cc=bmeng.cn@gmail.com \
--cc=conor.dooley@microchip.com \
--cc=cyril.jean@microchip.com \
--cc=jagan@amarulasolutions.com \
--cc=nagasuresh.relli@microchip.com \
--cc=padmarao.begari@microchip.com \
--cc=rick@andestech.com \
--cc=u-boot@lists.denx.de \
--cc=valentina.fernandezalanis@microchip.com \
--cc=ycliang@andestech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox