From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 261BBC61DA4 for ; Thu, 2 Feb 2023 12:51:57 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 219C785F0E; Thu, 2 Feb 2023 13:51:55 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="jyYolLOc"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id B32CC85F16; Thu, 2 Feb 2023 13:51:53 +0100 (CET) Received: from mail-ej1-x62f.google.com (mail-ej1-x62f.google.com [IPv6:2a00:1450:4864:20::62f]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id D3ED085F18 for ; Thu, 2 Feb 2023 13:51:46 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=thierry.reding@gmail.com Received: by mail-ej1-x62f.google.com with SMTP id hx15so5560134ejc.11 for ; Thu, 02 Feb 2023 04:51:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=user-agent:in-reply-to:content-disposition:mime-version:references :message-id:subject:cc:to:from:date:from:to:cc:subject:date :message-id:reply-to; bh=YwbcuV2obW0szzCtT5Fon4XVVZ4qXMHkYg5S7XvE/1w=; b=jyYolLOc9XXLYYnvpUNmA7xuaZMmGJ8KtALbN9eGtpqQ+dNFb8qLxnHJ2JmPaXgmVm 0wi0smqTv20tJqpeF4RC5c5gp6d9YmQr6KV2YTt43ZxsZjh0K6nqD+ELEeax4+Y/Von6 fTRCn9KfBx7BDBfVzqOqWNjlWafKFigHXoIYWTFAcx9RYtXF87y0AZ/6hWVR5PXmo7Lw M8KnK5QrN8T2LORX/SumAYWT06myvatoLdJDSdQgEIqW2QwVaicez50aR/WRVbTgE7AT eL1jRk3cIiRV/xN1jMHZq84Nf3zyUWb3xnO0kMdsbkNdBkW6MvIO6b7LvyHC7CHY9UDq FSnw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=user-agent:in-reply-to:content-disposition:mime-version:references :message-id:subject:cc:to:from:date:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YwbcuV2obW0szzCtT5Fon4XVVZ4qXMHkYg5S7XvE/1w=; b=WZiI+8Danfu8OZjnnIa0nQFrAQp/QUkYdEJZ74qQDkTbw8BNDL7+4kaY+kF81SjbUw HuE3SmqdncLUqL/EPE6iHl8ZS7LL8ihjQO8v5XgwKFYJqCDW/MSmOnU1Gm+4Djps/wa1 z074yUIYJqumx8qDiznWUqwXRSmyKChi8VmsBy32UsW86zcgJsQlOPe0zNAAkpAQBC8g k/x1/qWu7bt0PKsfg+fbKS5JunrUCkwFaox5qg7/oVKVVrFQ1k/5/hhfb2ApkRkWJfTH A16fpabbGui+88yT6nmyZ34wNKpo7dALNcO/NB0pI4DOkbvo6/P31kTaXBJnjI72m/pl HYQw== X-Gm-Message-State: AO0yUKXcgHxSfJ2bzCkALnNl7cnEgth3Y/yJJKw6pvnJV+rCF1B9xZOm MScEwmMiEGnFIKewGx6Y1kw= X-Google-Smtp-Source: AK7set9uw63AVMYgT4ksLdowaBAzyNWTiGoNZnLN9HyQOFr6Uum02DJ9yBwwyXWomqYNFNV6fi6Mxw== X-Received: by 2002:a17:906:e20a:b0:878:6da5:bf75 with SMTP id gf10-20020a170906e20a00b008786da5bf75mr5913551ejb.35.1675342306318; Thu, 02 Feb 2023 04:51:46 -0800 (PST) Received: from orome (p200300e41f201d00f22f74fffe1f3a53.dip0.t-ipconnect.de. [2003:e4:1f20:1d00:f22f:74ff:fe1f:3a53]) by smtp.gmail.com with ESMTPSA id b18-20020a0564021f1200b004a27046b7a7sm3488201edb.73.2023.02.02.04.51.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Feb 2023 04:51:45 -0800 (PST) Date: Thu, 2 Feb 2023 13:51:43 +0100 From: Thierry Reding To: Svyatoslav Ryhel Cc: Tom Warren , Marek Vasut , Maxim Schwalm , Dmitry Osipenko , Jonas =?utf-8?B?U2Nod8O2YmVs?= , Agneli , Heinrich Schuchardt , Michal Simek , Stefan Roese , Eugen Hristev , Michael Walle , Simon Glass , Jim Liu , William Zhang , Rick Chen , Stefan Herbrechtsmeier , Andre Przywara , Jaehoon Chung , u-boot@lists.denx.de Subject: Re: [PATCH v8 0/3] Timer support for ARM Tegra Message-ID: References: <20230201085303.6653-1-clamor95@gmail.com> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="rfRz9s+4itrDRvap" Content-Disposition: inline In-Reply-To: <20230201085303.6653-1-clamor95@gmail.com> User-Agent: Mutt/2.2.9 (2022-11-12) X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de X-Virus-Status: Clean --rfRz9s+4itrDRvap Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Wed, Feb 01, 2023 at 10:53:00AM +0200, Svyatoslav Ryhel wrote: > - ARM: tegra: remap clock_osc_freq for all Tegra family > Enum clock_osc_freq was designed to use only with T20. > This patch remaps it to use additional frequencies, added in > T30+ SoC while maintaining backwards compatibility with T20. >=20 > - drivers: timer: add timer driver for ARMv7 based Tegra devices > Add timer support for T20/T30/T114/T124 and T210 based devices. > Driver is based on DM, has device tree support and can be > used on SPL and early boot stage. >=20 > Arm64 Tegra (apart T210) according to comment in tegra-common.h use > architected timer. >=20 > - ARM: tegra: include timer as default option > Enable TIMER and TEGRA_TIMER for TEGRA_ARMV7_COMMON and TEGRA210. > Additionally enable SPL_TIMER if build as SPL part and drop > deprecated configs from common header. >=20 > --- > Changed from v7 > - configured timer selection only for armv7 Tegra and T210 >=20 > Changed from v6 > - use clk_m as timer calibration clock (this should properly fix T210) > - enable timer for T210 >=20 > Changed from v5: > - added paz00 tester >=20 > Changed from v4: > - added comments >=20 > Changed from v3: > - removed BOOTSTAGE ifdefs > - use early timer on boot stage unconditionally > --- >=20 > Svyatoslav Ryhel (3): > ARM: tegra: remap clock_osc_freq for all Tegra family > drivers: timer: add driver for ARMv7 based Tegra devices and T210 > ARM: tegra: include timer as default option >=20 > arch/arm/Kconfig | 1 + > arch/arm/include/asm/arch-tegra/clock.h | 9 +- > arch/arm/mach-tegra/Kconfig | 4 + > arch/arm/mach-tegra/clock.c | 17 +++- > arch/arm/mach-tegra/cpu.c | 70 ++++++++++--- > arch/arm/mach-tegra/tegra114/clock.c | 13 +-- > arch/arm/mach-tegra/tegra124/clock.c | 13 +-- > arch/arm/mach-tegra/tegra20/clock.c | 4 +- > arch/arm/mach-tegra/tegra210/clock.c | 22 +--- > arch/arm/mach-tegra/tegra30/clock.c | 10 +- > drivers/timer/Kconfig | 8 ++ > drivers/timer/Makefile | 1 + > drivers/timer/tegra-timer.c | 130 ++++++++++++++++++++++++ > drivers/usb/host/ehci-tegra.c | 46 +++++++-- > include/configs/tegra-common.h | 6 -- > 15 files changed, 275 insertions(+), 79 deletions(-) > create mode 100644 drivers/timer/tegra-timer.c This works fine on Beaver (Tegra30), Jetson TK1 (Tegra124), Jetson TX1 (Tegra210) and Jetson TX2 (Tegra186), so: Tested-by: Thierry Reding --rfRz9s+4itrDRvap Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQIzBAABCAAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmPbsd8ACgkQ3SOs138+ s6G1YQ//XDSv3aZ3FAhXVr+ww4LP/ln9w8VW1tXxm8c4/wEOyMTZer1QWuOgYldS uEkQ8qXeU3mBMXe8bXyQxM6ZmWv0x90o0nHeMgs+fO58fo9toI7J5+NLpUVpIYwL iPI4MJDHX7FzGOVs7T71KOP3mSEhUHSoUIrymE0UmSq2fV9kQ/F614iq6L/ZuOS8 ki3dqWQv8T0JvpLcDIDz7ndtHWN7eLa0LKxBU4ycy5CAyQ6RmLyXGtL0rBsQ6sfI GcVDjmcRQ7aT+qqJvaOtvwUlQgzvZLN3+w27RFPLAo83A7DnbCXlz1Qr2o60sZtY bRvSxIZfo/ANrxV4VM8IDuLpN5jBiqv58QAYR8281MOSfpS8LoqaX/ioJ67yiKLW CtOP02C7gHcM7NV92spFlvAhX0ruKBWNdykDlFkto40Xynn9H62IkQN6+jid2GIX Bjfmpl8lT9p3bNafkabn91ntoDikWPO7wFWgq7qGaLpoHguXoL4WDCr+0LITsdds Kd1iJhIga1GP+C/b/WcgwF0dPDqVsYGPD2uFLwxebkWx8Z4+IV8gO7G2+M5DDBrq vdYAJbc75DaKucWi7wsP+nS3QZ3vT06FrMkX0PFCxgJbpqNGwWTxsvqYl4UR5Zi2 CmNkM2EaB5EK68yS7bDAC/+/4h2RP6AxRC6Vo4o1VNKjGwFnoq0= =tUhY -----END PGP SIGNATURE----- --rfRz9s+4itrDRvap--