public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
From: Leo Liang <ycliang@andestech.com>
To: <trini@konsulko.com>
Cc: <u-boot@lists.denx.de>, <rick@andestech.com>, <ycliang@andestech.com>
Subject: [GIT PULL] u-boot-riscv/master
Date: Wed, 21 May 2025 17:50:03 +0800	[thread overview]
Message-ID: <aC2hyzxwKzO4k1im@swlinux02> (raw)

Hi Tom,

The following changes since commit a3e09b24ffd4429909604f1b28455b44306edbaa:

  Merge tag 'mmc-2025-05-20' of https://source.denx.de/u-boot/custodians/u-boot-mmc (2025-05-20 08:35:31 -0600)

are available in the Git repository at:

  https://source.denx.de/u-boot/custodians/u-boot-riscv.git 

for you to fetch changes up to ff6e20c32ff33c6963f7d0a79a0914681461f4fa:

  riscv: dts: th1520: Complete clock tree (2025-05-21 16:49:58 +0800)

CI result shows no issue: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/26259

----------------------------------------------------------------
- Initial SPL support for T-Head TH1520 SoC
- Improve usability of TH1520 with mainline SPL
- Support building RV32 & RV64 images
- riscv: Improve jh7110 support
----------------------------------------------------------------
E Shattow (3):
      riscv: starfive: jh7110: move uart0 clock frequency to config header
      riscv: dts: jh7110: remove redundant parent nodes
      riscv: dts: jh7110: override syscrg assigned clock rates with defaults

Mayuresh Chitale (4):
      riscv: image: Add new image type for RV64
      riscv: Select appropriate image type
      booti/bootm: riscv: Verify image arch type
      riscv: insn-def.h: Fix header guard

Yao Zi (16):
      riscv: dts: binman.dtsi: Drop filename property for proper U-Boot
      riscv: Access gd with inline assembly when building with LTO or Clang
      riscv: lib: Split out support for T-Head cache management operations
      configs: th1520_lpi4a: Add UART clock frequency
      riscv: cpu: Add TH1520 CPU support
      ram: thead: Add initial DDR controller support for TH1520
      riscv: dts: th1520: Preserve necessary devices for SPL
      riscv: dts: lichee-module-4a: Preserve memory node for SPL
      riscv: dts: th1520: Add DRAM controller
      riscv: dts: th1520: Add binman configuration
      board: thead: licheepi4a: Enable SPL support
      doc: thead: lpi4a: Update documentation
      riscv: cpu: th1520: Initialize IOPMPs in SPL
      clk: thead: Port clock controller driver of TH1520 SoC
      riscv: cpu: th1520: Select clock driver
      riscv: dts: th1520: Complete clock tree

 arch/riscv/Kconfig                                 |    9 +
 arch/riscv/cpu/cpu.c                               |    6 +
 arch/riscv/cpu/cv1800b/Kconfig                     |    1 +
 arch/riscv/cpu/cv1800b/Makefile                    |    1 -
 arch/riscv/cpu/th1520/Kconfig                      |   22 +
 arch/riscv/cpu/th1520/Makefile                     |    8 +
 arch/riscv/cpu/th1520/cache.c                      |   32 +
 arch/riscv/cpu/th1520/cpu.c                        |   21 +
 arch/riscv/cpu/th1520/dram.c                       |   21 +
 arch/riscv/cpu/th1520/spl.c                        |   96 ++
 arch/riscv/dts/binman.dtsi                         |   15 +-
 arch/riscv/dts/jh7110-common-u-boot.dtsi           |    1 -
 arch/riscv/dts/jh7110-u-boot.dtsi                  |   73 +-
 arch/riscv/dts/th1520-lichee-module-4a.dtsi        |    9 +-
 arch/riscv/dts/th1520-lichee-pi-4a.dts             |    1 +
 arch/riscv/dts/th1520.dtsi                         |   91 +-
 arch/riscv/dts/thead-th1520-binman.dtsi            |   55 ++
 arch/riscv/include/asm/arch-th1520/cpu.h           |    9 +
 arch/riscv/include/asm/arch-th1520/iopmp.h         |   42 +
 arch/riscv/include/asm/arch-th1520/spl.h           |   10 +
 arch/riscv/include/asm/global_data.h               |   19 +
 arch/riscv/include/asm/insn-def.h                  |    6 +-
 arch/riscv/include/asm/u-boot.h                    |    4 +
 arch/riscv/lib/Makefile                            |    1 +
 arch/riscv/lib/bootm.c                             |    4 +
 .../riscv/{cpu/cv1800b/cache.c => lib/thead_cmo.c} |    0
 board/thead/th1520_lpi4a/Kconfig                   |    5 +-
 board/thead/th1520_lpi4a/Makefile                  |    1 +
 board/thead/th1520_lpi4a/spl.c                     |   48 +
 boot/image.c                                       |    3 +-
 cmd/booti.c                                        |    7 +-
 common/board_r.c                                   |    4 +-
 common/init/board_init.c                           |    7 +-
 configs/th1520_lpi4a_defconfig                     |   18 +
 doc/board/thead/lpi4a.rst                          |   58 +-
 drivers/clk/Kconfig                                |    1 +
 drivers/clk/Makefile                               |    1 +
 drivers/clk/thead/Kconfig                          |   19 +
 drivers/clk/thead/Makefile                         |    5 +
 drivers/clk/thead/clk-th1520-ap.c                  | 1031 ++++++++++++++++++++
 drivers/ram/Kconfig                                |    1 +
 drivers/ram/Makefile                               |    4 +
 drivers/ram/thead/Kconfig                          |    5 +
 drivers/ram/thead/Makefile                         |    1 +
 drivers/ram/thead/th1520_ddr.c                     |  787 +++++++++++++++
 include/configs/starfive-visionfive2.h             |    2 +
 include/configs/th1520_lpi4a.h                     |    1 +
 include/image.h                                    |    3 +-
 48 files changed, 2459 insertions(+), 110 deletions(-)
 create mode 100644 arch/riscv/cpu/th1520/Kconfig
 create mode 100644 arch/riscv/cpu/th1520/Makefile
 create mode 100644 arch/riscv/cpu/th1520/cache.c
 create mode 100644 arch/riscv/cpu/th1520/cpu.c
 create mode 100644 arch/riscv/cpu/th1520/dram.c
 create mode 100644 arch/riscv/cpu/th1520/spl.c
 create mode 100644 arch/riscv/dts/thead-th1520-binman.dtsi
 create mode 100644 arch/riscv/include/asm/arch-th1520/cpu.h
 create mode 100644 arch/riscv/include/asm/arch-th1520/iopmp.h
 create mode 100644 arch/riscv/include/asm/arch-th1520/spl.h
 rename arch/riscv/{cpu/cv1800b/cache.c => lib/thead_cmo.c} (100%)
 create mode 100644 board/thead/th1520_lpi4a/spl.c
 create mode 100644 drivers/clk/thead/Kconfig
 create mode 100644 drivers/clk/thead/Makefile
 create mode 100644 drivers/clk/thead/clk-th1520-ap.c
 create mode 100644 drivers/ram/thead/Kconfig
 create mode 100644 drivers/ram/thead/Makefile
 create mode 100644 drivers/ram/thead/th1520_ddr.c

 Best regards,
 Leo

             reply	other threads:[~2025-05-21  9:50 UTC|newest]

Thread overview: 76+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-05-21  9:50 Leo Liang [this message]
2025-05-21 18:39 ` [GIT PULL] u-boot-riscv/master Tom Rini
2025-05-22 11:28   ` Conor Dooley
2025-05-22 14:45     ` Tom Rini
2025-05-22 15:36       ` Leo Liang
2025-05-22 15:54         ` Tom Rini
2025-05-22 16:40     ` Yao Zi
2025-05-23  9:18       ` Conor Dooley
2025-05-26  3:32       ` Mayuresh Chitale
2025-05-26  9:17         ` Conor Dooley
2025-05-26 14:56           ` Tom Rini
2025-05-26 17:34             ` Mayuresh Chitale
2025-05-26 18:16               ` Tom Rini
2025-05-27 17:10                 ` Mayuresh Chitale
2025-05-27 17:34                   ` Tom Rini
  -- strict thread matches above, loose matches on Subject: below --
2025-10-16 12:07 [GIT,PULL] u-boot-riscv/master Leo Liang
2025-10-16 17:38 ` Tom Rini
2025-08-12  8:04 [GIT PULL] u-boot-riscv/master Leo Liang
2025-08-12 15:22 ` Tom Rini
2025-08-13  6:57   ` Leo Liang
2025-08-13 11:16     ` Martin Herren
2025-08-13 11:59       ` Leo Liang
2025-04-25 10:07 Leo Liang
2025-04-25 10:35 ` Yao Zi
2025-04-26 14:14   ` Tom Rini
2025-04-25 12:57 ` E Shattow
2025-04-25 13:02   ` E Shattow
2025-04-25 23:43 ` Tom Rini
2025-04-26  1:13   ` E Shattow
2025-04-26 14:14     ` Tom Rini
2025-04-27  7:47       ` E Shattow
2025-03-25  6:19 Leo Liang
2025-03-25 20:18 ` Tom Rini
2025-03-06 12:18 Leo Liang
2025-03-07 11:20 ` Yao Zi
2025-02-20  5:13 Leo Liang
2025-02-20 17:19 ` Tom Rini
2025-02-03  8:17 Leo Liang
2025-02-03 21:26 ` Tom Rini
2025-01-17  1:53 Leo Liang
2025-01-17 17:56 ` Tom Rini
2024-11-27 13:08 Leo Liang
2024-11-27 18:54 ` Tom Rini
2024-11-06 12:12 Leo Liang
2024-11-08 16:51 ` Tom Rini
2024-11-11 13:24 ` Tom Rini
2024-10-29 12:33 Leo Liang
2024-10-29 16:37 ` Tom Rini
2024-10-28 12:24 Leo Liang
2024-10-28 19:33 ` Tom Rini
2024-07-22  8:29 Leo Liang
2024-07-22 19:31 ` Tom Rini
2024-05-30  8:56 Leo Liang
2024-06-03 17:42 ` Tom Rini
2024-05-14 13:28 Leo Liang
2024-05-14 16:14 ` Tom Rini
2024-05-01 16:38 Leo Liang
2024-05-02 14:42 ` Tom Rini
2024-04-09  8:25 Leo Liang
2024-04-10  0:43 ` Tom Rini
2024-03-26 13:22 Leo Liang
2024-03-27 12:12 ` Tom Rini
2024-03-12  8:51 Leo Liang
2024-03-12 18:52 ` Tom Rini
2024-01-31 10:21 Leo Liang
2024-01-31 14:14 ` Tom Rini
2023-12-14  2:38 Leo Yu-Chi Liang(梁育齊)
2023-12-14 12:19 ` Tom Rini
2023-12-14 12:46   ` Leo Liang
2023-12-14 14:39     ` Tom Rini
2023-12-07 13:46 Leo Liang
2023-12-09 20:59 ` Tom Rini
2023-11-02 10:49 Leo Liang
2023-11-02 14:53 ` Tom Rini
2021-02-26  1:53 Leo Liang
2021-02-26 17:40 ` Tom Rini

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=aC2hyzxwKzO4k1im@swlinux02 \
    --to=ycliang@andestech.com \
    --cc=rick@andestech.com \
    --cc=trini@konsulko.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox