From: Paul Kocialkowski <paulk@sys-base.io>
To: u-boot@lists.denx.de
Cc: Tom Rini <trini@konsulko.com>,
Jagan Teki <jagan@amarulasolutions.com>,
Andre Przywara <andre.przywara@arm.com>,
Chen-Yu Tsai <wens@csie.org>, Icenowy Zheng <icenowy@aosc.xyz>,
Paul Kocialkowski <contact@paulk.fr>
Subject: Re: [PATCH v2 06/11] sunxi: Add support for I2C1 on PB pins for the V3/V3s
Date: Thu, 7 Aug 2025 10:32:53 +0200 [thread overview]
Message-ID: <aJRktaxWjmVDEHpF@collins> (raw)
In-Reply-To: <20250805174827.3696191-7-paulk@sys-base.io>
[-- Attachment #1: Type: text/plain, Size: 2053 bytes --]
Hi,
Le Tue 05 Aug 25, 19:48, Paul Kocialkowski a écrit :
> From: Paul Kocialkowski <contact@paulk.fr>
>
> Both the V3 and V3s support I2C1 on PB pins, which is often used to
> connect an AXP209 PMIC on V3 boards.
Actually this appears to be wrong. I had this patch around for a while but
I was mistaken about the AXP209, which is typically connected to I2C0, not
I2C1.
So I think this patch could be dropped, it won't be directly useful for our
supported boards anyway.
All the best,
Paul
> Signed-off-by: Paul Kocialkowski <contact@paulk.fr>
> ---
> board/sunxi/board.c | 4 ++++
> include/sunxi_gpio.h | 1 +
> 2 files changed, 5 insertions(+)
>
> diff --git a/board/sunxi/board.c b/board/sunxi/board.c
> index 6520636ffab5..72aa86cd752d 100644
> --- a/board/sunxi/board.c
> +++ b/board/sunxi/board.c
> @@ -98,6 +98,10 @@ void i2c_init_board(void)
> sunxi_gpio_set_cfgpin(SUNXI_GPH(16), SUN6I_GPH_TWI1);
> sunxi_gpio_set_cfgpin(SUNXI_GPH(17), SUN6I_GPH_TWI1);
> clock_twi_onoff(1, 1);
> +#elif defined(CONFIG_MACH_SUN8I_V3_V3S)
> + sunxi_gpio_set_cfgpin(SUNXI_GPB(8), SUN8I_V3S_GPB_TWI1);
> + sunxi_gpio_set_cfgpin(SUNXI_GPB(9), SUN8I_V3S_GPB_TWI1);
> + clock_twi_onoff(1, 1);
> #elif defined(CONFIG_MACH_SUN8I)
> sunxi_gpio_set_cfgpin(SUNXI_GPH(4), SUN8I_GPH_TWI1);
> sunxi_gpio_set_cfgpin(SUNXI_GPH(5), SUN8I_GPH_TWI1);
> diff --git a/include/sunxi_gpio.h b/include/sunxi_gpio.h
> index 12b54c8dda4d..e166b9758f44 100644
> --- a/include/sunxi_gpio.h
> +++ b/include/sunxi_gpio.h
> @@ -110,6 +110,7 @@ enum sunxi_gpio_number {
> #define SUN4I_GPB_TWI1 2
> #define SUN5I_GPB_TWI1 2
> #define SUN8I_V3S_GPB_TWI0 2
> +#define SUN8I_V3S_GPB_TWI1 2
> #define SUN4I_GPB_UART0 2
> #define SUN5I_GPB_UART0 2
> #define SUN8I_GPB_UART2 2
> --
> 2.49.0
>
--
Paul Kocialkowski,
Independent contractor - sys-base - https://www.sys-base.io/
Free software developer - https://www.paulk.fr/
Expert in multimedia, graphics and embedded hardware support with Linux.
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
next prev parent reply other threads:[~2025-08-07 8:33 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-08-05 17:48 [PATCH v2 00/11] Various V3/S3/V3s fixes and improvements Paul Kocialkowski
2025-08-05 17:48 ` [PATCH v2 01/11] sunxi: Kconfig: Fix default order for V3s DRAM clock Paul Kocialkowski
2025-08-05 17:48 ` [PATCH v2 02/11] sunxi: Split V3 and V3s support with a common option Paul Kocialkowski
[not found] ` <20250806012146.26121400@minigeek.lan>
2025-08-06 17:24 ` Paul Kocialkowski
2025-08-08 3:48 ` Icenowy Zheng
2025-10-21 14:02 ` Andre Przywara
2025-08-05 17:48 ` [PATCH v2 03/11] sunxi: Disable secure SRAM on sun8i platforms missing it Paul Kocialkowski
2025-08-05 17:48 ` [PATCH v2 04/11] power: axp: Add default voltages for V3/S3 Paul Kocialkowski
2025-08-05 17:48 ` [PATCH v2 05/11] sunxi: Switch V3/V3s device-tree source to OF_UPSTREAM Paul Kocialkowski
2025-08-05 17:48 ` [PATCH v2 06/11] sunxi: Add support for I2C1 on PB pins for the V3/V3s Paul Kocialkowski
2025-08-06 4:30 ` Heiko Schocher
2025-08-07 8:32 ` Paul Kocialkowski [this message]
2025-08-05 17:48 ` [PATCH v2 07/11] sunxi: Add support for UART1 on PG pins for the V3/S3 Paul Kocialkowski
[not found] ` <20250806012121.27bdcfeb@minigeek.lan>
2025-08-06 17:18 ` Paul Kocialkowski
2025-08-05 17:48 ` [PATCH v2 08/11] sunxi: pinecube: Enable EMAC and network support Paul Kocialkowski
2025-08-05 17:48 ` [PATCH v2 09/11] sunxi: Add support for the Lichee Pi Zero with Dock Paul Kocialkowski
2025-08-05 17:48 ` [PATCH v2 10/11] net: sun8i-emac: Remove internal PHY config default value Paul Kocialkowski
2025-08-05 17:48 ` [PATCH v2 11/11] net: sun8i-emac: Add support for active-low leds with internal PHY Paul Kocialkowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aJRktaxWjmVDEHpF@collins \
--to=paulk@sys-base.io \
--cc=andre.przywara@arm.com \
--cc=contact@paulk.fr \
--cc=icenowy@aosc.xyz \
--cc=jagan@amarulasolutions.com \
--cc=trini@konsulko.com \
--cc=u-boot@lists.denx.de \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox